Dillon Beliveau
|
1f42d9833c
|
fix vi y-offset for 32bpp framebuffers
|
2021-06-07 23:06:22 -04:00 |
|
Dillon Beliveau
|
250d3ec97d
|
beginnings of color blender support
|
2021-06-06 17:14:44 -04:00 |
|
Dillon Beliveau
|
3c980f282a
|
ceil the float vi sizes
|
2021-06-06 17:14:01 -04:00 |
|
Dillon Beliveau
|
00ff7e957c
|
softrdp uses C++
|
2021-06-06 17:13:32 -04:00 |
|
Dillon Beliveau
|
dda7fac8ec
|
VI fixes
|
2021-06-06 12:59:59 -04:00 |
|
Dillon Beliveau
|
d1c1bb3d6c
|
Merge pull request #17 from Dillonb/rsp-jit-wip
RSP JIT
|
2021-06-01 21:26:54 -04:00 |
|
Dillon Beliveau
|
391d0bd7fa
|
save a line
|
2021-05-31 10:03:18 -04:00 |
|
Dillon Beliveau
|
61f2e8bb69
|
mprotect rsp codecache properly on windows
|
2021-05-31 10:02:44 -04:00 |
|
Dillon Beliveau
|
4e0e4e4b34
|
bad mask
|
2021-05-30 15:51:29 -04:00 |
|
Dillon Beliveau
|
d427b4a751
|
quiet a compiler warning
|
2021-05-30 13:15:18 -04:00 |
|
Dillon Beliveau
|
46a35c92ad
|
minor optimization
|
2021-05-30 13:13:38 -04:00 |
|
Dillon Beliveau
|
f468607ed0
|
Merge branch 'master' into rsp-jit-wip
|
2021-05-30 11:57:07 -04:00 |
|
Dillon Beliveau
|
b0ac5e8bef
|
RSP JIT: only flush PC when necessary
|
2021-05-30 11:56:24 -04:00 |
|
Dillon Beliveau
|
4cbfa7873f
|
fix include path
|
2021-05-29 21:47:53 -04:00 |
|
Dillon Beliveau
|
5490c6e059
|
Detect game's FPS
|
2021-05-29 21:46:47 -04:00 |
|
Dillon Beliveau
|
bac038fc5f
|
fix include paths
|
2021-05-29 20:23:13 -04:00 |
|
Dillon Beliveau
|
8778e9c453
|
RSP JIT works with >1 size blocks
|
2021-05-29 20:09:47 -04:00 |
|
Dillon Beliveau
|
36b5076096
|
fixes
|
2021-05-29 19:44:23 -04:00 |
|
Dillon Beliveau
|
9e5d5e0968
|
WIP RSP JIT
|
2021-05-29 15:38:19 -04:00 |
|
Dillon Beliveau
|
ef343a738a
|
RSP DMA optimizations
|
2021-05-29 12:31:55 -04:00 |
|
Dillon Beliveau
|
b07ecd9c4b
|
consts for ends of regions
|
2021-05-29 12:11:55 -04:00 |
|
Dillon Beliveau
|
f47f3ce076
|
optimize a few more JIT instructions
|
2021-05-29 12:06:19 -04:00 |
|
Dillon Beliveau
|
e6153c2cfe
|
just warn when fpu exceptions are enabled
|
2021-05-23 11:33:53 -04:00 |
|
Dillon Beliveau
|
9e61ca20fd
|
no need to log this
|
2021-05-17 00:01:19 -04:00 |
|
Dillon Beliveau
|
9e6935dec5
|
seems the 64 bit TLB doesn't exist in the N64. support TLB misses in more instructions
|
2021-05-16 21:21:28 -04:00 |
|
Dillon Beliveau
|
95ef000611
|
Fix build on Windows
|
2021-05-16 19:59:58 -04:00 |
|
Dillon Beliveau
|
562ffdc072
|
try other file extensions if the specified one doesn't exist
|
2021-05-15 21:39:24 -04:00 |
|
Dillon Beliveau
|
c160dd2216
|
implot antialiasing
|
2021-05-15 19:04:48 -04:00 |
|
Dillon Beliveau
|
22a55b57cc
|
interrupt metrics, better plot axis scaling
|
2021-05-15 17:48:28 -04:00 |
|
Dillon Beliveau
|
5c57279fc0
|
fix tests
|
2021-05-15 15:48:45 -04:00 |
|
Dillon Beliveau
|
0ea8cf06aa
|
PI interrupts on scheduler
|
2021-05-15 14:01:09 -04:00 |
|
Dillon Beliveau
|
a6d3cb8242
|
split PI into own file
|
2021-05-15 13:48:18 -04:00 |
|
Dillon Beliveau
|
84991cfbe4
|
audio tweaks
|
2021-05-15 13:12:38 -04:00 |
|
Dillon Beliveau
|
fb902eae87
|
also check scheduler in interpreter
|
2021-05-15 12:31:47 -04:00 |
|
Dillon Beliveau
|
7234273fb7
|
perform SI DMA at end of delay
|
2021-05-15 12:04:24 -04:00 |
|
Dillon Beliveau
|
d55dcde60c
|
split SI code into own module, implement a scheduler and put SI DMA complete events on it
|
2021-05-15 11:38:50 -04:00 |
|
Dillon Beliveau
|
6be8f76302
|
Early revisions of kirby 64 in japan had SRAM instead of EEPROM
|
2021-05-09 12:23:51 -04:00 |
|
Dillon Beliveau
|
355ec0d1b6
|
Just use CEN64's game db
|
2021-05-09 12:11:57 -04:00 |
|
Dillon Beliveau
|
486e9f483c
|
Fix keyboard joystick Y axis being reversed
|
2021-05-09 11:29:35 -04:00 |
|
Dillon Beliveau
|
2963e6999c
|
more reliable check if ROM is PAL
|
2021-05-09 10:40:24 -04:00 |
|
Dillon Beliveau
|
a258c971f9
|
PIF HLE: PAL working for 7106
|
2021-05-09 10:35:39 -04:00 |
|
Dillon Beliveau
|
d8e5b46581
|
PIF HLE: PAL working for 7101
|
2021-05-09 10:31:22 -04:00 |
|
Dillon Beliveau
|
367421cb62
|
PIF HLE: PAL working for 7103
|
2021-05-09 10:28:02 -04:00 |
|
Dillon Beliveau
|
5cc2016524
|
PIF HLE: PAL supported for 7102 and 7105
|
2021-05-09 10:21:56 -04:00 |
|
Dillon Beliveau
|
61b6e2c1e3
|
split handling of 6101/7102
|
2021-05-09 10:06:34 -04:00 |
|
Dillon Beliveau
|
c2efefab91
|
PIF HLE working for 6101
|
2021-05-09 09:34:58 -04:00 |
|
Dillon Beliveau
|
616ed9966f
|
PIF HLE for 6101 working
|
2021-05-09 09:31:48 -04:00 |
|
Dillon Beliveau
|
95479bca82
|
PIF HLE for 6103 working
|
2021-05-09 09:29:53 -04:00 |
|
Dillon Beliveau
|
966d93d85a
|
PIF HLE for 6105 working
|
2021-05-09 09:26:50 -04:00 |
|
Dillon Beliveau
|
8e314dd1b2
|
PIF HLE improvements
|
2021-05-09 08:26:50 -04:00 |
|