Dillon Beliveau
|
c7d8dceab8
|
support dumping RDRAM
|
2021-04-09 21:32:45 -04:00 |
|
Dillon Beliveau
|
318430a3e4
|
latest version of parallel-rdp
|
2021-04-06 19:32:13 -04:00 |
|
Dillon Beliveau
|
68d3dc7b27
|
bump parallel-rdp a few commits
|
2021-04-04 15:58:23 -04:00 |
|
Dillon Beliveau
|
42410be8cd
|
Resident Evil 2 to game DB
|
2021-04-04 14:51:44 -04:00 |
|
Dillon Beliveau
|
4e4c1347cd
|
Basic idle loop detection
|
2021-04-04 08:50:09 -04:00 |
|
Dillon Beliveau
|
b282d1fa1c
|
interpreter matches jit timing (supports pal, etc)
|
2021-04-04 07:27:02 -04:00 |
|
Dillon Beliveau
|
06b9bf0a37
|
Fix CP1 round instructions
|
2021-04-03 13:21:06 -04:00 |
|
Dillon Beliveau
|
083d8f7287
|
Log how many bytes we missed
|
2021-04-03 12:18:11 -04:00 |
|
Dillon Beliveau
|
84506e44d6
|
audio adjustments
|
2021-04-03 12:16:12 -04:00 |
|
Dillon Beliveau
|
1203508cea
|
correct stack alignment in jit
|
2021-04-02 17:00:11 -04:00 |
|
Dillon Beliveau
|
f2cb612de8
|
JIT exception fixes
|
2021-03-30 22:46:16 -04:00 |
|
Dillon Beliveau
|
f3aaa41c6e
|
don't trigger compare interrupts twice in interpreter
|
2021-03-28 17:01:04 -04:00 |
|
Dillon Beliveau
|
28d2e4bd08
|
cp0 wait in interpreter
|
2021-03-28 17:00:43 -04:00 |
|
Dillon Beliveau
|
c083fc0d19
|
cast to dword
|
2021-03-28 16:39:49 -04:00 |
|
Dillon Beliveau
|
5f674f8292
|
count is shifted left by 1
|
2021-03-28 15:45:43 -04:00 |
|
Dillon Beliveau
|
399919e0f7
|
TLB exception in LW
|
2021-03-28 15:41:34 -04:00 |
|
Dillon Beliveau
|
2efaca1ccb
|
cp0 wait instruction in jit
|
2021-03-28 14:46:42 -04:00 |
|
Dillon Beliveau
|
98732192ef
|
bus changes to help test rom get past everdrive detection
|
2021-03-28 14:24:49 -04:00 |
|
Dillon Beliveau
|
6a40bcbbf2
|
syscall instr in jit
|
2021-03-28 14:24:33 -04:00 |
|
Dillon Beliveau
|
a33bf11ad9
|
rectangles choose fill color based on addr as well
|
2021-03-28 14:14:36 -04:00 |
|
Dillon Beliveau
|
1fc38bbcf4
|
correct and speedup triangle fill
|
2021-03-28 14:07:37 -04:00 |
|
Dillon Beliveau
|
9235b2467b
|
Fill rectangle corrections
|
2021-03-28 13:48:33 -04:00 |
|
Dillon Beliveau
|
c15356d4e9
|
fix typo
|
2021-03-27 21:23:28 -04:00 |
|
Dillon Beliveau
|
d333afca50
|
extract z buffer coefficients
|
2021-03-27 15:22:41 -04:00 |
|
Dillon Beliveau
|
976ff1f637
|
reusable triangle edgewalker
|
2021-03-27 13:47:44 -04:00 |
|
Dillon Beliveau
|
619e465805
|
reusable get_edge_coefficients
|
2021-03-27 12:45:28 -04:00 |
|
Dillon Beliveau
|
e565e6412e
|
fine-tune audio, fix an issue
|
2021-03-27 12:13:24 -04:00 |
|
Dillon Beliveau
|
78c0f66c90
|
fpu unordered compares in jit
|
2021-03-21 15:36:33 -04:00 |
|
Dillon Beliveau
|
991ad5ee33
|
rudimentary ISViewer support
|
2021-03-21 15:32:57 -04:00 |
|
Dillon Beliveau
|
91647d7ed1
|
FPU unordered compare
|
2021-03-21 14:56:31 -04:00 |
|
Dillon Beliveau
|
9b2309f408
|
multiply-accumulate SISD version fixes
|
2021-03-21 14:07:29 -04:00 |
|
Dillon Beliveau
|
734686e984
|
remove junk assert
|
2021-03-20 18:51:46 -04:00 |
|
Dillon Beliveau
|
2187d40f5e
|
remove commented line
|
2021-03-20 17:47:34 -04:00 |
|
Dillon Beliveau
|
2c4df128b1
|
RSP full logging
|
2021-03-20 17:47:29 -04:00 |
|
Dillon Beliveau
|
ec11e80f23
|
olt_d and ult_d
|
2021-03-20 17:39:31 -04:00 |
|
Dillon Beliveau
|
42ca817c35
|
mask RSP PC
|
2021-03-20 17:36:54 -04:00 |
|
Dillon Beliveau
|
7bab39c642
|
reading from an empty controller pack slot returns all zeroes
|
2021-03-18 20:29:03 -04:00 |
|
Dillon Beliveau
|
09bb5b3cd4
|
Building on windows and working with software RDP only
|
2021-03-14 19:19:44 -04:00 |
|
Dillon Beliveau
|
fb80ce4ebc
|
load PAL pif rom if PAL rom loaded
|
2021-03-13 17:25:08 -05:00 |
|
Dillon Beliveau
|
3fc7c00d29
|
changes to support PAL for JIT
|
2021-03-13 17:20:40 -05:00 |
|
Dillon Beliveau
|
570193000d
|
debugger fixes
|
2021-03-13 16:46:41 -05:00 |
|
Dillon Beliveau
|
acac3a0062
|
Statically link capstone if possible
|
2021-03-13 11:26:02 -05:00 |
|
Dillon Beliveau
|
65b8ee8201
|
commented out for now to fix build on gcc <10
|
2021-03-10 00:03:38 -05:00 |
|
Dillon Beliveau
|
af17357076
|
PI DMA alignment fixes
|
2021-03-09 23:48:33 -05:00 |
|
Dillon Beliveau
|
9be5cb2c29
|
add a space
|
2021-03-08 01:28:27 -05:00 |
|
Dillon Beliveau
|
7fd9b98220
|
minor RSP fixes
|
2021-03-07 20:00:04 -05:00 |
|
Dillon Beliveau
|
62bb13c8ca
|
fix VCR lte check
|
2021-03-07 16:14:42 -05:00 |
|
Dillon Beliveau
|
7a2ef23400
|
fall back to slow CLZ if not supported
|
2021-03-07 12:07:27 -05:00 |
|
Dillon Beliveau
|
be6ce52db6
|
pack some structs
|
2021-03-07 11:45:51 -05:00 |
|
Dillon Beliveau
|
d9e8f8992a
|
support big endian in various bitfields
|
2021-03-07 11:41:37 -05:00 |
|