Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
699 commits 12 branches 8 tags 116 MiB
Commit graph

699 commits

This branch
This branch
All branches
Author SHA1 Message Date
Ronald G. Minnich
f4637449ef Last few modes for the smartcore PIII 2002-11-18 20:23:53 +00:00
Ronald G. Minnich
dda0296a29 update status for smartcore-p3 
comment out PIIX4E code in the l440gx mainboard init
set up PIIX4E PM and SMBUS at < 0x1000 addresses
 2002-11-15 21:26:45 +00:00
Ronald G. Minnich
a3ba9bf178 status web page builder 2002-11-15 05:09:21 +00:00
Andrew Ip
8f2569e441 added verify_copy_pirq_routing_table 2002-11-14 03:42:24 +00:00
Steven James
76d743d4f7 Initial checkin 2002-11-12 17:28:44 +00:00
Steven James
eaefd1f006 Initial commit 2002-11-12 17:20:38 +00:00
Steven James
504a78151b nitial checkin 2002-11-12 16:46:25 +00:00
Steven James
f9deaf60c2 First commit of baremetal 2002-11-12 16:32:01 +00:00
Steven James
3bac6bf02c dd write functionality if DANGER_IDE_WRITE defined 2002-11-11 21:30:45 +00:00
Andrew Ip
c58f6e2dcf updated to pci direct interface by Kevin Hester 2002-11-10 06:53:25 +00:00
Andrew Ip
bb4b8f9f8f added pci_routing_fixup 2002-11-10 06:48:42 +00:00
Andrew Ip
c81ca3d563 moved ethernet enable before spci enum in order to get mem and io space assigned. 2002-11-10 06:47:56 +00:00
Andrew Ip
1fdc622a1e There was a serious problem in the ldsetup scripts. If the BIOS contained an odd length rodata, LD would make a bad stripped file. The objcopy tool deals poorly with sections that are not longword aligned. This resulted in the BIOS almost working, but it would be referencing the wrong offsets for some key data. by Kevin Hester 2002-11-10 06:30:18 +00:00
Andrew Ip
1d729b4ebe used value from Kevin Hester's reference board to stabilize sdram init 2002-11-10 06:27:47 +00:00
Andrew Ip
527f8a5516 fixed postcode to serial by Kevin Hester 2002-11-10 06:25:48 +00:00
Steven James
f50296e1c8 add support for failover image. Make example configs actually work 2002-11-07 22:03:33 +00:00
Ronald G. Minnich
71e607a388 Added defines for mainboard etc. 2002-11-07 05:05:59 +00:00
Andrew Ip
f5234f7bc3 README for epia 2002-10-30 03:00:32 +00:00
Andrew Ip
78ba87d6be updated to pci_find_device 2002-10-28 14:05:30 +00:00
Andrew Ip
de7cd2237c initial update 2002-10-28 12:37:52 +00:00
Andrew Ip
8cc78ead9b added southbridge/ethernet/keyboard/nvram fixup 2002-10-28 07:43:55 +00:00
Andrew Ip
ea6d08f3bd added irq_tables and mainboard fixup 2002-10-28 07:43:00 +00:00
Andrew Ip
0e9e6dd5cc fixed smp including extra line 2002-10-28 07:41:54 +00:00
Steven James
fe551417ed Initial entry 2002-10-27 15:55:46 +00:00
Ronald G. Minnich
bbc726cd92 status files for mainboards. 2002-10-27 01:43:49 +00:00
Steven James
9d51bdc5e9 Turn on early_mtrr. Really speeds up the memory setup! 2002-10-26 18:06:25 +00:00
Eric W. Biederman
ec0b092521 - Miscellanous minor fixes 2002-10-26 03:40:39 +00:00
Eric W. Biederman
b920a63348 - Revert last minute regression, raminit.inc now works again. 2002-10-26 02:32:26 +00:00
Eric W. Biederman
f0bc1ed2a5 - Fixes for the code that reduces the number of banks processed by the code. 2002-10-26 02:23:20 +00:00
Eric W. Biederman
8386fee707 - Only include spotcheck.inc once 
- Remove debugging code from build_opt_tbl
 2002-10-26 00:57:15 +00:00
Steven James
08bee63c8b A fix for the old outb 0x80 based calibrate_tsc 
return the computed value, not an uninitialized variable!
 2002-10-26 00:49:25 +00:00
Eric W. Biederman
9afa98852d - Theoretical bug fixes for the memory setup, 
I have seen the smbus go south in the middle of memory setup
  so that check is actually important.
 2002-10-26 00:43:39 +00:00
Steven James
2f19fe1567 This is the Intel Clearwater motherboard. 2002-10-26 00:11:07 +00:00
Steven James
9b9d01f7cb A few changes to make E7500 raminit more generic 
In preparation for Clearwater
 2002-10-26 00:07:22 +00:00
Eric W. Biederman
008acb3a52 - Commit the nrv2b compressor source to the tree. 
I thought I had added it a while ago but I forgot to cvs add it.
 2002-10-25 23:06:54 +00:00
Eric W. Biederman
d82ec7bd7b - New but missing files 2002-10-25 22:59:04 +00:00
Eric W. Biederman
a3c4d998ee - One more code sync up, change the startup code. 2002-10-25 22:57:21 +00:00
Eric W. Biederman
3c6821c4fa - Update lb dump to handle the new type in linuxbios_tables.h 2002-10-25 21:10:12 +00:00
Eric W. Biederman
3c717fd3c7 - Add i786 cpu fixup routines 2002-10-25 21:01:14 +00:00
Eric W. Biederman
58c5b30a0e - Various mainboard specific files from my tree. 2002-10-25 20:55:53 +00:00
Eric W. Biederman
144e3fd7d9 - Proper warning fix for northbridge.c 
- Extra memory validity checks for raminit.inc
 2002-10-25 20:43:02 +00:00
Eric W. Biederman
1e50d15b57 - New secondary.S 
- Merge supermicro mainboard directories
 2002-10-25 20:39:20 +00:00
Eric W. Biederman
ab330196a1 - update mkelfImageto version 1.16 
- cleanup the w83627hf header, and function names
- rename power_led to w83627hf_power_led
- rename w832627hf_power_after_power_fail to w83627hf_power_after_power_fail
- smbus_read_block != smbus_read_byte
- Update build_opt_tble to handle checksum entries
----------------------------------------------------------------------
 2002-10-25 19:26:13 +00:00
Ronald G. Minnich
d0bec9e108 Add IDE_SECONDARY to config for pcm-5823 
piix4e fixes from John Usher
Fix to Config for 5530
Fix the glitchy fdc37b72x superio which glitches badly on baud rate changes
 2002-10-21 14:28:55 +00:00
Andrew Ip
2a70749043 sample config for epia 2002-10-21 04:08:40 +00:00
Ronald G. Minnich
68da117ea5 PPC support 2002-10-21 02:55:04 +00:00
Andrew Ip
f832c02fba config for via's epia 2002-10-20 08:07:24 +00:00
Andrew Ip
36edc77528 added ramtest 2002-10-20 08:06:30 +00:00
Andrew Ip
9ea85f9fc9 added sdram init and ramtest 2002-10-20 08:05:53 +00:00
Andrew Ip
0f3dcd4a1d updated irq table 2002-10-20 07:26:03 +00:00