1771 commits

This branch

This branch

All branches

Author	SHA1	Message	Date
Dillon Beliveau	cef50507f9	Stub REGIMM	2020-06-13 16:32:43 -04:00
Dillon Beliveau	025d693730	lots more instructions	2020-06-13 16:21:00 -04:00
Dillon Beliveau	534707696c	Special instruction decoding	2020-06-13 15:16:51 -04:00
Dillon Beliveau	de01b8fe76	Oops	2020-06-11 23:12:45 -04:00
Dillon Beliveau	ab5389ac3c	SB, RDRAM, bytes	2020-06-11 23:01:42 -04:00
Dillon Beliveau	40894b912f	Finish	2020-06-11 22:39:18 -04:00
Dillon Beliveau	b9cc24e254	Refactoring, branch delay, couple more instructions	2020-06-11 22:36:17 -04:00
Dillon Beliveau	7b85ca3882	SLTI	2020-06-10 22:08:14 -04:00
Dillon Beliveau	227cac9d9f	JAL	2020-06-10 21:56:15 -04:00
Dillon Beliveau	4c769b6c88	More instructions, stub more hardware registers	2020-06-10 21:15:39 -04:00
Dillon Beliveau	8f3d6bfb39	Refactoring, implement a few more instructions	2020-06-10 16:17:04 -04:00
Dillon Beliveau	77a8ac60ae	BNE, NOP, some debugging notes	2020-06-10 02:58:53 -04:00
Dillon Beliveau	8b002571e8	Stub some RDRAM interface registers	2020-06-10 02:30:07 -04:00
Dillon Beliveau	f43d09bf69	Decode and execute a few instructions	2020-06-10 00:54:09 -04:00
Dillon Beliveau	847d9b51f1	Some work on decoding	2020-06-07 17:51:09 -04:00
Dillon Beliveau	19cfe4a199	Hook in Capstone	2020-06-07 15:58:34 -04:00
Dillon Beliveau	05efb5ebc7	Can read an instruction finally!	2020-06-07 14:33:01 -04:00
Dillon Beliveau	c2dc72e94c	forgot a couple files	2020-06-07 12:40:47 -04:00
Dillon Beliveau	b87d1f4d42	Stubbing CPU	2020-06-07 12:38:04 -04:00
Dillon Beliveau	f95e0a803c	Include	2020-06-06 18:37:36 -04:00
Dillon Beliveau	31f9d59158	Initial commit	2020-06-06 18:02:59 -04:00