mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
33de3b2fb5
have a CAR area outside the usual RAM area. For those processors, we have to implement a stack copying and switching mechanism. Since gcc can't be told that the stack just moved, split stage1_main() into stage1_phase1() and stage1_phase2() and stage1_phase3(). stage1_phase1() is the new entry point in stage1 and will handle everything up to the point where we want to disable CAR. Switching the stack, disabling CAR and handling other tasks related to the stack switch (printk buffer move) is all wrapped in the stage1_phase2() function. stage1_phase2() calls disable_car() which then calls stage1_phase3(). stage1_phase3() is the former second half of stage1_main(). Notes about this patch: - Code flow is almost unchanged for Qemu, K8 and Geode. No extensive new testing required. - We can support stack-keeping and stack-relocating architectures at the same time, so C7 is definitely supportable - The comment in stage1_phase2 says "some of this is not yet done". That refers to the nonexisting code for stack switching on C7. - "Minimal changes, maximum benefit". Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Ronald G. Minnich <rminnich@gmail.com> git-svn-id: svn://coreboot.org/repository/coreboot-v3@932 f3766cd6-281f-0410-b1cd-43a5c92072e9 |
||
|---|---|---|
| .. | ||
| amd | ||
| geodelx | ||
| i586 | ||
| via | ||
| archelfboot.c | ||
| archtables.c | ||
| coreboot_table.c | ||
| i8259.c | ||
| isa-dma.c | ||
| Kconfig | ||
| keyboard.c | ||
| ldscript.ld | ||
| Makefile | ||
| mc146818rtc.c | ||
| multiboot.c | ||
| pci_ops_auto.c | ||
| pci_ops_conf1.c | ||
| pci_ops_mmconf.c | ||
| pirq_routing.c | ||
| post_code.c | ||
| resourcemap.c | ||
| serial.c | ||
| speaker.c | ||
| stage0_common.S | ||
| stage1.c | ||
| stage1_mtrr.c | ||
| udelay_io.c | ||