Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
731 commits 12 branches 8 tags 116 MiB
Commit graph

731 commits

This branch
This branch
All branches
Author SHA1 Message Date
Andrew Ip
a31c76090b epia is now working 2003-01-09 06:08:13 +00:00
Steven James
471515cebb Updates to Clearwater and bootselect to support failover boot chooser 2003-01-08 20:17:48 +00:00
Andrew Ip
e431e353cd Kevin Hester <kevinh@ispiri.com>, performace fix 2003-01-08 06:58:34 +00:00
Steven James
11bbb46ac5 Fixed cmos checksumming in fialover image. Fixed primary image config 2003-01-07 19:35:29 +00:00
Andrew Ip
0bd262413f added w29c011 2002-12-30 13:10:06 +00:00
Andrew Ip
34bbcd21bb updated status 2002-12-24 06:32:09 +00:00
Steven James
b198eb4df4 More cleanup for baremetal 2002-12-20 19:31:56 +00:00
Steven James
27acf7045e Correct errors in tyan guiness Config 2002-12-20 19:24:17 +00:00
Steven James
25446d56a5 Missing file added for Baremetal 2002-12-20 19:22:26 +00:00
Steven James
574433a13f More checkins for Tyan Guinnes, normal_boot no longer reletive to ZKERNEL_START 2002-12-19 22:45:43 +00:00
Steven James
7ede8de96c initial fixes for broken Tyan Guiness config 2002-12-19 22:43:17 +00:00
Ronald G. Minnich
b3f19b8008 new lex cv860a mainboard support. 2002-12-19 14:47:31 +00:00
Ronald G. Minnich
3b1018bf80 sample config file 2002-12-19 14:46:49 +00:00
Ronald G. Minnich
7ec4980b96 new files 2002-12-17 19:58:11 +00:00
Ronald G. Minnich
c13071bd98 CONFIG_COMPRESS=0 in mainboard Config 
update STATUS
fix irq_tables.c for broken gcc 3.2
 2002-12-16 19:03:24 +00:00
Ronald G. Minnich
7699e7a8f9 support for new boards and chips and cpus 2002-12-16 18:03:22 +00:00
Ronald G. Minnich
14342bf376 more current params 
IDE support for primary and secondary channels.

video support.

improved floppy and ide support.
 2002-12-16 17:57:49 +00:00
Ronald G. Minnich
38f8582088 updated status. 
add the logo
 2002-12-16 17:39:01 +00:00
Andrew Ip
2783d233d6 Kevin Hester <kevinh@ispiri.com>, fixed irq assignment 2002-12-14 06:34:34 +00:00
Andrew Ip
e288cd8a8a Kevin Hester <kevinh@ispiri.com>, fixed null termination bug 2002-12-14 06:29:57 +00:00
Andrew Ip
882d617b8a Kevin Hester <kevinh@ispiri.com>, added pci_level_irq and pci_assign_irqs 2002-12-14 06:29:09 +00:00
Andrew Ip
9798b43ceb Kevin Hester <kevinh@ispiri.com>, need an early invalidate before enabling cache 2002-12-14 06:27:26 +00:00
Ronald G. Minnich
d96a3f75b8 more gcc fixes. 2002-12-09 23:38:11 +00:00
Ronald G. Minnich
9df80cd678 further syncing. 2002-12-09 16:12:17 +00:00
Ronald G. Minnich
f1b471bda1 fixed some usage issues with pci_ids.h 2002-12-09 16:00:53 +00:00
Ronald G. Minnich
1a036302c7 Fix for gcc issues. 
updated pci_ids.h
 2002-12-09 02:44:31 +00:00
Ronald G. Minnich
5691f23e61 pirq_routing.h: fixed for gcc 3.x 
printk.c: added hexdump function, conditionally compiled with CONFIG_HEXDUMP
mptable.c: added mp table debug functions, conditionally compiled with
          CONFIG_DEBUG_MPTABLE. These use hexdump.
 2002-12-03 16:12:16 +00:00
Andrew Ip
5dd09ff552 Disabled hard coded irq assignment where priq is existed 2002-12-02 02:56:40 +00:00
Ronald G. Minnich
238d6888a5 status 2002-11-25 23:05:44 +00:00
Ronald G. Minnich
474dd5803c more 2002-11-25 02:17:33 +00:00
Ronald G. Minnich
11b2e5d24b ADLO 2002-11-25 02:07:54 +00:00
Ronald G. Minnich
6dc937f328 updated 2002-11-18 20:38:36 +00:00
Ronald G. Minnich
f4637449ef Last few modes for the smartcore PIII 2002-11-18 20:23:53 +00:00
Ronald G. Minnich
dda0296a29 update status for smartcore-p3 
comment out PIIX4E code in the l440gx mainboard init
set up PIIX4E PM and SMBUS at < 0x1000 addresses
 2002-11-15 21:26:45 +00:00
Ronald G. Minnich
a3ba9bf178 status web page builder 2002-11-15 05:09:21 +00:00
Andrew Ip
8f2569e441 added verify_copy_pirq_routing_table 2002-11-14 03:42:24 +00:00
Steven James
76d743d4f7 Initial checkin 2002-11-12 17:28:44 +00:00
Steven James
eaefd1f006 Initial commit 2002-11-12 17:20:38 +00:00
Steven James
504a78151b nitial checkin 2002-11-12 16:46:25 +00:00
Steven James
f9deaf60c2 First commit of baremetal 2002-11-12 16:32:01 +00:00
Steven James
3bac6bf02c dd write functionality if DANGER_IDE_WRITE defined 2002-11-11 21:30:45 +00:00
Andrew Ip
c58f6e2dcf updated to pci direct interface by Kevin Hester 2002-11-10 06:53:25 +00:00
Andrew Ip
bb4b8f9f8f added pci_routing_fixup 2002-11-10 06:48:42 +00:00
Andrew Ip
c81ca3d563 moved ethernet enable before spci enum in order to get mem and io space assigned. 2002-11-10 06:47:56 +00:00
Andrew Ip
1fdc622a1e There was a serious problem in the ldsetup scripts. If the BIOS contained an odd length rodata, LD would make a bad stripped file. The objcopy tool deals poorly with sections that are not longword aligned. This resulted in the BIOS almost working, but it would be referencing the wrong offsets for some key data. by Kevin Hester 2002-11-10 06:30:18 +00:00
Andrew Ip
1d729b4ebe used value from Kevin Hester's reference board to stabilize sdram init 2002-11-10 06:27:47 +00:00
Andrew Ip
527f8a5516 fixed postcode to serial by Kevin Hester 2002-11-10 06:25:48 +00:00
Steven James
f50296e1c8 add support for failover image. Make example configs actually work 2002-11-07 22:03:33 +00:00
Ronald G. Minnich
71e607a388 Added defines for mainboard etc. 2002-11-07 05:05:59 +00:00
Andrew Ip
f5234f7bc3 README for epia 2002-10-30 03:00:32 +00:00