ogamespec
|
0db984b4a8
|
Updated GekkoCore Readme
|
2021-05-28 11:59:56 +03:00 |
|
ogamespec
|
503cb95830
|
Shrinked new interpreter source code by GPR macro
|
2021-05-27 23:14:12 +03:00 |
|
ogamespec
|
30c34b2dbd
|
Temporary disabled psq_l
|
2021-05-27 21:46:41 +03:00 |
|
ogamespec
|
021dd5d374
|
Merge pull request #224 from ogamespec/3-gekko-jitc64
Gekko assembler quick helpers
|
2021-05-27 20:56:35 +03:00 |
|
ogamespec
|
68bbe08d99
|
GekkoAssembler paired singles
|
2021-05-27 20:54:54 +03:00 |
|
ogamespec
|
7cbfa72d19
|
GekkoAssembler quick helpers part 2
|
2021-05-27 20:37:46 +03:00 |
|
ogamespec
|
7b8bb5d4ef
|
Quick helpers (1)
|
2021-05-27 19:51:26 +03:00 |
|
ogamespec
|
b049ba271e
|
GekkoAssembler quick helpers defs
|
2021-05-27 15:06:22 +03:00 |
|
ogamespec
|
257b368598
|
Merge pull request #222 from ogamespec/198-fpu-codegen
FPU assembler done
|
2021-05-27 13:15:26 +03:00 |
|
ogamespec
|
63f005fc9e
|
Fixed 0x67 prefix for ProcessFpuInstr
|
2021-05-27 13:13:05 +03:00 |
|
ogamespec
|
33a02d471e
|
ProcessFpuInstr
|
2021-05-27 12:46:55 +03:00 |
|
ogamespec
|
b31bebbe42
|
Macro for enabling a simple MMU
|
2021-05-27 11:25:39 +03:00 |
|
ogamespec
|
3c093e4e8c
|
FPU instructions quick helpers
|
2021-05-27 10:58:20 +03:00 |
|
ogamespec
|
69cf049a55
|
Merge pull request #221 from ogamespec/198-fpu-codegen
x87 FPU Instructions WIP
|
2021-05-26 23:34:20 +03:00 |
|
ogamespec
|
d4efd6e31c
|
FPU Control and State Management instr
|
2021-05-26 23:12:13 +03:00 |
|
ogamespec
|
696dcf7496
|
FPU Load Constants instructions
|
2021-05-26 22:04:59 +03:00 |
|
ogamespec
|
83c4da415f
|
FPU Comparison, Transcendental instructions
|
2021-05-26 21:48:56 +03:00 |
|
ogamespec
|
6a046c0407
|
FPU Data Transfer and Basic Arithmetic instructions definitions/features
|
2021-05-26 20:38:13 +03:00 |
|
ogamespec
|
7bb865c0df
|
Simplified FPU assembler framework
|
2021-05-22 21:10:04 +03:00 |
|
ogamespec
|
3cc9eb170d
|
A basic framework for assembling x87 instructions.
|
2021-05-22 19:45:10 +03:00 |
|
ogamespec
|
893c2ca069
|
Read Intel manual one more time, extract all FPU instructions, add them to the Readme and check that they match the AnalyzeInfo header
|
2021-05-22 16:40:13 +03:00 |
|
ogamespec
|
0d66f84b77
|
Rlwinm small optimize on mask
|
2021-05-19 21:46:53 +03:00 |
|
ogamespec
|
ec0941c891
|
Merge pull request #220 from ogamespec/104-jitc-debug
Jitc debug commands and stats in UI
|
2021-05-19 18:54:14 +03:00 |
|
ogamespec
|
502641cfc3
|
JitCommands
|
2021-05-19 18:51:45 +03:00 |
|
ogamespec
|
22d6d307cf
|
Displaying JITC statistics in the status
|
2021-05-19 17:05:40 +03:00 |
|
ogamespec
|
edbbc658e3
|
UserSelector.cpp fix warning
|
2021-05-19 14:24:28 +03:00 |
|
ogamespec
|
f8fac17849
|
Added IntelCore to linkage
|
2021-05-19 13:50:13 +03:00 |
|
ogamespec
|
09a80674b5
|
Removed module base 0x400'000, will need to redo the VMCall opcode and HLE Stubs.
- CMake for IntelCore
|
2021-05-19 13:27:29 +03:00 |
|
ogamespec
|
cb24b62b31
|
Merge pull request #219 from ogamespec/197-powerpc-intel-amd-codegen
IntelAssembler Layer1 completed
|
2021-05-11 17:51:45 +03:00 |
|
ogamespec
|
7eabc236bb
|
Update Readme.md
|
2021-05-11 17:50:35 +03:00 |
|
ogamespec
|
d32f108453
|
PUSH Sreg, POP Sreg, RET, RETF
|
2021-05-11 17:39:38 +03:00 |
|
ogamespec
|
86db5fdadc
|
MOV CR/DR/TR
|
2021-05-11 17:06:20 +03:00 |
|
ogamespec
|
78867f4d19
|
Jcc, JCXZ/JECXZ/JRCXZ, LOOP, LOOPZ/LOOPE, LOOPNZ/LOOPNE
|
2021-05-11 15:38:01 +03:00 |
|
ogamespec
|
7d7ded9597
|
BSWAP, IN, INT n, OUT
|
2021-05-11 13:34:27 +03:00 |
|
ogamespec
|
80862fb23d
|
Jitc::Rlwinm using IntelAssembler
|
2021-05-11 11:14:15 +03:00 |
|
ogamespec
|
ff1154561d
|
Merge pull request #218 from ogamespec/197-powerpc-intel-amd-codegen
IntelAssembler WIP
|
2021-05-10 23:37:10 +03:00 |
|
ogamespec
|
3451876e30
|
XADD, XCHG, XOR
|
2021-05-10 23:36:10 +03:00 |
|
ogamespec
|
5362106309
|
TEST, UD0, UD1
|
2021-05-10 22:35:02 +03:00 |
|
ogamespec
|
f58fd3bee7
|
SUB
|
2021-05-10 22:18:36 +03:00 |
|
ogamespec
|
4d078840dd
|
SGDT, SHL, SHLD, SHR, SHRD, SIDT, SLDT, SMSW, STR
|
2021-05-10 20:34:13 +03:00 |
|
ogamespec
|
31ac71bc0c
|
Merge pull request #217 from ogamespec/197-powerpc-intel-amd-codegen
IntelAssembler WIP
|
2021-05-10 00:28:14 +03:00 |
|
ogamespec
|
d581f04877
|
SETcc
|
2021-05-10 00:26:05 +03:00 |
|
ogamespec
|
01b887a672
|
SBB
|
2021-05-09 21:45:47 +03:00 |
|
ogamespec
|
fc0b2dc53f
|
RCL, RCR, ROL, ROR, SAL, SAR
|
2021-05-09 21:39:04 +03:00 |
|
ogamespec
|
086b9d3d46
|
NOT, OR, POP, PUSH
|
2021-05-09 19:06:51 +03:00 |
|
ogamespec
|
0000d65a3a
|
Multibyte NOP
|
2021-05-09 17:57:58 +03:00 |
|
ogamespec
|
f619dfd5d4
|
MUL
|
2021-05-09 16:44:03 +03:00 |
|
ogamespec
|
a512ac366b
|
MOVSX, MOVSXD, MOVZX
|
2021-05-09 16:21:41 +03:00 |
|
ogamespec
|
ad5a988b15
|
MOVBE
|
2021-05-09 14:46:47 +03:00 |
|
ogamespec
|
77541bc03c
|
Merge pull request #214 from ogamespec/197-powerpc-intel-amd-codegen
IntelAssembler: MOV instruction
|
2021-05-04 23:14:32 +03:00 |
|