mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
ff2ddcb313
This code has been tested on dbe62, and builds for qemu as well. the next step is testing on simnow. k8.h: add more prototypes and some required inline functions. cpu.h: same serengeti: expand defines in mainboard.h, though we need a better mechanism; continue to fix initram.c, add new support files to Makefile lib/console.c: include globalvars.h lib/lar.c: Provide more informative print as the lar is scanned. k8 north: needed reset_test.c from v2, fixes to raminit.c arch/x86 Kconfig: new CONFIG variable CBMEMK, meaning coreboot mem k, memory used for coreboot. init_cpus.c: functions to start up CPUs stage1_mtrr.c: bring over early mtrr support from v2. Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Ronald G. Minnich <rminnich@gmail.com> git-svn-id: svn://coreboot.org/repository/coreboot-v3@847 f3766cd6-281f-0410-b1cd-43a5c92072e9 |
||
|---|---|---|
| .. | ||
| amd/k8 | ||
| arch | ||
| amd_geodelx.h | ||
| byteorder.h | ||
| cpu.h | ||
| div64.h | ||
| io.h | ||
| lapic.h | ||
| lapic_def.h | ||
| legacy.h | ||
| macros.h | ||
| msr.h | ||
| mtrr.h | ||
| pci_ops.h | ||
| pciconf.h | ||
| pirq_routing.h | ||
| qemu.h | ||
| swab.h | ||
| types.h | ||