mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
Reserved regions showed different behavior for debug and regular builds. Debug output was unfriendly, regular was wrong. Print a proper error message and exit instead. BUG=None BRANCH=None TEST=None Change-Id: Ie00c6460d9973011dc682d07565b906a2f94003f Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Found-by: Coverity Scan #1287076 Reviewed-on: https://review.coreboot.org/15968 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/366276 Commit-Ready: Furquan Shaikh <furquan@chromium.org> Tested-by: Furquan Shaikh <furquan@chromium.org> Reviewed-by: Furquan Shaikh <furquan@chromium.org> |
||
---|---|---|
.. | ||
accessors | ||
cli | ||
cbfs.c | ||
cbfs.h | ||
ChangeLog | ||
cmos_lowlevel.c | ||
cmos_lowlevel.h | ||
cmos_ops.c | ||
cmos_ops.h | ||
common.c | ||
common.h | ||
compute_ip_checksum.c | ||
COPYING | ||
coreboot_tables.h | ||
DISCLAIMER | ||
hexdump.c | ||
hexdump.h | ||
input_file.c | ||
input_file.h | ||
ip_checksum.h | ||
layout.c | ||
layout.h | ||
lbtable.c | ||
lbtable.h | ||
Makefile | ||
Makefile.inc | ||
nvramtool.spec | ||
README | ||
reg_expr.c | ||
reg_expr.h | ||
win32mmap.c |
Summary of Operation -------------------- nvramtool is a utility for reading/writing coreboot parameters and displaying information from the coreboot table. It is intended for x86-based systems (both 32-bit and 64-bit) that use coreboot. The coreboot table resides in low physical memory, and may be accessed through the /dev/mem interface. It is created at boot time by coreboot, and contains various system information such as the type of mainboard in use. It specifies locations in the CMOS (nonvolatile RAM) where the coreboot parameters are stored. For information about coreboot, see http://www.coreboot.org/. Ideas for Future Improvements ----------------------------- 1. Move the core functionality of this program into a shared library. 2. Consider adding options for displaying other BIOS-provided information such as the MP table, ACPI table, PCI IRQ routing table, etc.