mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
Traditionally coreboot's SMM handler runs in ASEG (0xa0000), "behind" the graphics memory. This approach has two issues: - It limits the possible size of the SMM handler (and the number of CPUs supported in a system) - It's not considered a supported path anymore in newer CPUs. Change-Id: I9f2877e46873ab2ea8f1157ead4bc644a50be19e Signed-off-by: Duncan Laurie <dlaurie@google.com> Acked-by: Stefan Reinauer <reinauer@google.com> Reviewed-on: http://review.coreboot.org/842 Reviewed-by: Peter Stuge <peter@stuge.se> Tested-by: build bot (Jenkins) |
||
---|---|---|
.. | ||
cbmem_console.c | ||
console.c | ||
die.c | ||
Kconfig | ||
logbuf_console.c | ||
Makefile.inc | ||
ne2k_console.c | ||
post.c | ||
printk.c | ||
uart8250_console.c | ||
uart8250mem_console.c | ||
usbdebug_console.c | ||
vsprintf.c | ||
vtxprintf.c |