Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
switch-coreboot/mainboard
History
Exact
Stefan Reinauer 1a5f05b02c rename VM86 to REALMODE in v3, too, as that is what it really is. 
(trivial)

Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://coreboot.org/repository/coreboot-v3@1171 f3766cd6-281f-0410-b1cd-43a5c92072e9
2009-06-07 17:36:43 +00:00
..
adl cs5536: Remove redundant enable_ide variable from ide device. 2009-01-09 18:12:08 +00:00
amd rename VM86 to REALMODE in v3, too, as that is what it really is. 2009-06-07 17:36:43 +00:00
amp cs5536: Remove redundant enable_ide variable from ide device. 2009-01-09 18:12:08 +00:00
artecgroup cs5536: Make NAND code optional and implement timing setting 2009-02-23 18:42:44 +00:00
emulation rename VM86 to REALMODE in v3, too, as that is what it really is. 2009-06-07 17:36:43 +00:00
gigabyte Add AP detection to stage0 to prevent APs from re-initializing mainboard setup 2009-02-10 22:41:35 +00:00
jetway Enable caching for Via C7 CPUs, and also improve readability. Tested on hardware 2009-04-14 15:41:33 +00:00
kontron last kontron commit. 2009-03-11 16:17:37 +00:00
pcengines rename VM86 to REALMODE in v3, too, as that is what it really is. 2009-06-07 17:36:43 +00:00
via Kill off stage1_mtrr.c completely, and bring in mtrr.c for stage2 from v2. 2008-12-23 19:02:44 +00:00
Kconfig Make C7/CN700 boot to memtest86, and pass that test. Booting is very slow, ~15min to get to a memtest 2008-12-17 21:17:01 +00:00