Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
314 commits 12 branches 8 tags 116 MiB
Commit graph

314 commits

This branch
This branch
All branches
Author SHA1 Message Date
Ronald G. Minnich
492c2068c6 fix stupid typo in NGLConfig.py 
sample files for tftp
 2001-06-23 22:09:54 +00:00
Ronald G. Minnich
9ea31ee45a Support for etherboot. 2001-06-23 21:04:48 +00:00
Ronald G. Minnich
7c62dad87c added config for building per-mainboard docs 
updates to the config manual
 2001-06-23 20:58:05 +00:00
Li-Ta Lo
7f15b285b5 fixed some typo for single DIMM case 2001-06-20 06:57:35 +00:00
Ronald G. Minnich
61cf86c18e Added doxygen targets and support files. 
made remaining changes for new superio support.
 2001-06-18 04:04:42 +00:00
Li-Ta Lo
162114dd66 make SMA_SIZE a comiple time option 2001-06-15 04:22:55 +00:00
Ronald G. Minnich
bde25c214d Fixed so all IORRs get 0'ed 2001-06-09 18:18:59 +00:00
Ronald G. Minnich
80f9c91e66 Works now. 
pcchips is now pretty fast!
 2001-06-08 23:22:43 +00:00
Ronald G. Minnich
8df16b00d8 Added support for a cpufixup function. 
See src/cpu/k7/Config for details.
 2001-06-08 17:18:43 +00:00
Ronald G. Minnich
463dafc4a7 Added etags rule 2001-06-06 05:22:30 +00:00
Li-Ta Lo
fa7b6f4dc6 correct irq table for M810lmr 2001-06-05 09:49:40 +00:00
Ronald G. Minnich
9c56e39fcf This now works enough to load linuxbios and jump to it! 2001-06-04 20:50:27 +00:00
Li-Ta Lo
42e38b5a3e add sis 540 support 2001-05-23 02:48:26 +00:00
Li-Ta Lo
0fa43619fe add IO and IRQ for CIR device 2001-05-21 07:42:47 +00:00
Li-Ta Lo
9c29cb1a3d fix some typo 2001-05-21 05:39:35 +00:00
Li-Ta Lo
979fa7ec1f remove prebious bogus commit 2001-05-21 04:39:59 +00:00
Li-Ta Lo
8abe081bd0 experimental stuff for delay transaction 2001-05-21 04:12:04 +00:00
Li-Ta Lo
4d255a2d5e add correct PCI IRQ table and DRAM Shadow 2001-05-08 02:43:15 +00:00
Ronald G. Minnich
57ae756c26 manpreet's new files for 440bx. 
The name 'l440gx' is sort of a generic mainboard.
 2001-05-07 01:42:59 +00:00
Ronald G. Minnich
7707dfc5ed Manpreet Singh's support for the 440bx 2001-05-07 01:39:26 +00:00
Li-Ta Lo
b299763d19 update on comments 2001-05-04 05:39:03 +00:00
Li-Ta Lo
ba26f0bd1a add nsuperio support 2001-05-04 05:36:57 +00:00
Ronald G. Minnich
6bba8523ae Changes for the 810lmr to support the new superio setup. 
Changes to the via 8601 ipl.S to enable flash on the vt5426 mainboard
 2001-05-02 21:11:20 +00:00
Ronald G. Minnich
bdea0ef843 Config file mods for via. Example config file. 2001-04-30 20:00:03 +00:00
Ronald G. Minnich
c0fa9a5321 working ipl.S for the vt526 and other 8601 via mainboards. 
Current problem is it does not write-enable flash correctly.
 2001-04-30 19:34:38 +00:00
Ronald G. Minnich
c5270ce7e7 fixing up size 2001-04-30 18:29:17 +00:00
Li-Ta Lo
e187729ead remove console=ttyS0 since SiS550 does not even have serial port 2001-04-26 01:03:11 +00:00
Li-Ta Lo
f1153faf75 add support for DoC Millennium Plus 2001-04-25 11:21:14 +00:00
Li-Ta Lo
ef1b01fd03 added support for M-System DoC Millennium Plus 2001-04-25 07:06:21 +00:00
Li-Ta Lo
a70d008f30 setup stack for 32 bits mode as early as possiblee 2001-04-25 04:11:00 +00:00
Li-Ta Lo
276703dccc use #ifdef INTEL_PPRO_MTRR to protect Pentium class CPUs 2001-04-25 04:09:17 +00:00
Li-Ta Lo
ca060f6fb1 add support for SiS 550 SoC 2001-04-25 03:38:49 +00:00
Li-Ta Lo
ed19d4b915 Use #ifdef IOAPIC to protect Pentium class CPUs 2001-04-25 03:17:47 +00:00
Li-Ta Lo
1115c4d2af use #ifdef i686 to protect Pentium class processors from hanging 2001-04-25 02:34:00 +00:00
Li-Ta Lo
efcf2d7622 add SiS 550 PCI IDs 2001-04-19 05:31:21 +00:00
Li-Ta Lo
f66a06612c remove unneceressary host birdge code 2001-04-19 05:30:38 +00:00
Ronald G. Minnich
2e8349c4fb Last try for the day to make this work in 'C'. No good. 2001-04-18 19:45:59 +00:00
Ronald G. Minnich
99e34e93a7 Ronnie Liu's fixes for double-sided. 2001-04-18 18:43:19 +00:00
Eric W. Biederman
39b133810a Minor fixes 
- Add IMB to the palcode in start.inc
- Reduce the heap to only 128K in alpha/ldscript.base
- In elfboot add checks to make certain we don't overwrite linuxBIOS...
 2001-04-13 22:04:26 +00:00
Li-Ta Lo
989631674e minor bug in setting status register B 2001-04-13 04:17:45 +00:00
Ronald G. Minnich
9089beed6e Fixed typo 2001-04-12 20:15:38 +00:00
Ronald G. Minnich
3a8ce19f87 we need cache_enable and disable visible. 
failed attempts to get the acer northbridge to size ram
CV:S ----------------------------------------------------------------------
 2001-04-12 18:36:53 +00:00
Li-Ta Lo
0a36813f1d Enable ACPI S3 and S5 in APC register 0x04 2001-04-12 10:55:41 +00:00
Li-Ta Lo
f31df54bf1 fix RTC and 8254 problem 2001-04-12 10:46:43 +00:00
Ronald G. Minnich
44dbc37c3c almost-working changes for sizing remaining dram in c 2001-04-11 21:41:58 +00:00
Ronald G. Minnich
b1e09fa054 Chances for the new superio setup. pci.h has new structs. 
newpci.c has some new functions. asus config is fixed for i386 stuff.
NLBconfig has a new command (nsuperio) and will take arch, mainboard, or
target as the first command. sis 950 superio has changes for the new
superio model
 2001-04-11 21:38:46 +00:00
Li-Ta Lo
4abb0055ef add arch i386 fo comfig files 2001-04-09 02:23:55 +00:00
Li-Ta Lo
752c710520 use static keyword 2001-04-09 02:23:18 +00:00
Ronald G. Minnich
b8bbc234a6 Simple changes to get ASUS all memory working 2001-03-30 21:20:15 +00:00
Ronald G. Minnich
15188739c6 changes to get all ram up on ASUS CUA 2001-03-30 18:15:56 +00:00