Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
1179 commits 12 branches 8 tags 116 MiB
Commit graph

3 commits

Author SHA1 Message Date
Ronald G. Minnich
cc82832d3a All of these CPUS have 32 address bits in all cases. Move this to the cpu.h 
Signed-off-by: Ronald G. Minnich <rminnich@gmail.com>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>


git-svn-id: svn://coreboot.org/repository/coreboot-v3@972 f3766cd6-281f-0410-b1cd-43a5c92072e9
 2008-10-31 18:56:53 +00:00
Carl-Daniel Hailfinger
f4037eff82 This is the patch which will let VIA C7 continue in v3 during/after a 
CAR disabling operation. Untested, but it should work.

Please note that the code is incomplete, but that should at least not
affect stage2.

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>


git-svn-id: svn://coreboot.org/repository/coreboot-v3@945 f3766cd6-281f-0410-b1cd-43a5c92072e9
 2008-10-23 00:28:28 +00:00
Corey Osgood
913287eb5c Add the last bits to support C7 in v3 
Signed-off-by: Corey Osgood <corey.osgood@gmail.com>
Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>



git-svn-id: svn://coreboot.org/repository/coreboot-v3@918 f3766cd6-281f-0410-b1cd-43a5c92072e9
 2008-10-12 00:51:10 +00:00