mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
f4037eff82
CAR disabling operation. Untested, but it should work. Please note that the code is incomplete, but that should at least not affect stage2. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Ronald G. Minnich <rminnich@gmail.com> git-svn-id: svn://coreboot.org/repository/coreboot-v3@945 f3766cd6-281f-0410-b1cd-43a5c92072e9
44 lines
1.3 KiB
C
44 lines
1.3 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2008 Corey Osgood <corey.osgood@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#ifndef CPU_VIA_C7_H
|
|
#define CPU_VIA_C7_H
|
|
|
|
|
|
#define SYSCFG_MSR 0xC0010010
|
|
#define SYSCFG_MSR_MtrrFixDramModEn (1 << 19)
|
|
#define SYSCFG_MSR_MtrrFixDramEn (1 << 18)
|
|
|
|
#ifndef __ASSEMBLER__
|
|
|
|
/* This is new.
|
|
* We're not using it yet.
|
|
* K8 requires it and, for future ports, we are going to require it.
|
|
* it's a useful placeholder for platform info that usually ends up
|
|
* scattered everywhere. On K8, it is stored near the base of stack
|
|
* in the global variable struct.
|
|
*/
|
|
struct sys_info {
|
|
int empty;
|
|
};
|
|
|
|
#endif
|
|
|
|
#endif
|