Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

artecgroup/dbe62: Don't compile in ramtest.c as we don't use ram_check for DBE62 anymore

Browse source 
Signed-off-by: Mart Raudsepp <mart.raudsepp@artecdesign.ee>
Acked-by: Myles Watson <mylesgw@gmail.com>

git-svn-id: svn://coreboot.org/repository/coreboot-v3@1118 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Mart Raudsepp 2009-01-21 14:10:27 +00:00
parent b8562cfb7b
commit f41147ac3e
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
mainboard/artecgroup/dbe62/Makefile
View file

@ -23,7 +23,7 @@ STAGE0_MAINBOARD_SRC := $(src)/mainboard/$(MAINBOARDDIR)/stage1.c
INITRAM_SRC = $(src)/mainboard/$(MAINBOARDDIR)/initram.c \
$(src)/northbridge/amd/geodelx/raminit.c \
$(src)/arch/x86/geodelx/geodelx.c $(src)/lib/ramtest.c
$(src)/arch/x86/geodelx/geodelx.c
STAGE2_MAINBOARD_SRC =