mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
UPSTREAM: nb/i945/raminit: Add fix for clock crossing for 800MHz FSB CPU
The cross clocking of 800MHz FSB CPU with 667MHz RAM was incorrect. The result is that 800MHz FSB CPUs now properly work with 667MHz RAM. Value taken from vendor bios on ga-945gcm-s2l and suggested by Haouas Elyes. BUG=None BRANCH=None TEST=None Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/17038 Tested-by: build bot (Jenkins) Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Nico Huber <nico.h@gmx.de> Change-Id: I56c12af50c75a735af0150a4e7bce4faacc93648 Reviewed-on: https://chromium-review.googlesource.com/400799 Commit-Ready: Furquan Shaikh <furquan@chromium.org> Tested-by: Furquan Shaikh <furquan@chromium.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
a19607aeb8
commit
f0ee264dc2
1 changed files with 1 additions and 1 deletions
|
@ -2261,7 +2261,7 @@ static void sdram_program_clock_crossing(void)
|
|||
|
||||
0x02010804, 0x00000000, /* DDR400 FSB800 */
|
||||
0x00010402, 0x00000000, /* DDR533 FSB800 */
|
||||
0x04020180, 0x00000008, /* DDR667 FSB800 */
|
||||
0x04020130, 0x00000008, /* DDR667 FSB800 */
|
||||
|
||||
0x00020904, 0x00000000, /* DDR400 FSB1066 */
|
||||
0x02010804, 0x00000000, /* DDR533 FSB1066 */
|
||||
|
|
Loading…
Add table
Reference in a new issue