mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
CAR size and CAR base defines are scattered all over the place. Set them
centrally from Kconfig, but keep the Kconfig variables hidden. That way, they are available everywhere, you don't have to try to guess where they are set, and they come with help text if you look at arch/x86/Kconfig. No semantic changes, although some of the settings really could use an overhaul. This also is a requirement for my printk buffer patch. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: svn://coreboot.org/repository/coreboot-v3@587 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
parent
cd2b0ac19f
commit
e1cbfaac02
3 changed files with 16 additions and 12 deletions
|
@ -69,4 +69,17 @@ config SMP
|
|||
coreboot work correctly on symmetric multi processor
|
||||
systems.
|
||||
It is usually set in mainboard/*/Kconfig.
|
||||
|
||||
|
||||
config CARBASE
|
||||
hex
|
||||
default 0x8f000 if CPU_I586
|
||||
default 0x80000 if CPU_AMD_GEODELX
|
||||
help
|
||||
This option sets the base address of the area used for CAR.
|
||||
|
||||
config CARSIZE
|
||||
hex
|
||||
default 0x1000 if CPU_I586
|
||||
default 0x8000 if CPU_AMD_GEODELX
|
||||
help
|
||||
This option sets the size of the area used for CAR.
|
||||
|
|
|
@ -183,18 +183,9 @@ __protected_stage0:
|
|||
* the other is very similar to the AMD CAR, except remove amd specific msr
|
||||
*/
|
||||
|
||||
#ifndef CONFIG_CARSIZE
|
||||
#define CacheSize 4096
|
||||
#else
|
||||
#define CacheSize CONFIG_CARSIZE
|
||||
#endif
|
||||
|
||||
/* pick a safer value for default -- i.e. not the C segment! */
|
||||
#ifndef CONFIG_CARBASE
|
||||
#define CacheBase (0x90000 - CacheSize)
|
||||
#else
|
||||
#define CacheBase CONFIG_CARBASE
|
||||
#endif
|
||||
|
||||
#define ASSEMBLY
|
||||
#include "mtrr.h"
|
||||
|
|
|
@ -565,8 +565,8 @@
|
|||
#define SMM_SIZE 128 /* changed SMM_SIZE from 256 KB to 128 KB */
|
||||
|
||||
/* ------------------------ */
|
||||
#define DCACHE_RAM_SIZE 0x08000
|
||||
#define DCACHE_RAM_BASE 0x80000
|
||||
#define DCACHE_RAM_SIZE CONFIG_CARSIZE
|
||||
#define DCACHE_RAM_BASE CONFIG_CARBASE
|
||||
/* This is where the DCache will be mapped and be used as stack. It would be
|
||||
* cool if it was the same base as coreboot normal stack.
|
||||
*/
|
||||
|
|
Loading…
Add table
Reference in a new issue