Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

set CLKIN frequence to 24 MHZ for correct Serial Port operation

Browse source
This commit is contained in:
Li-Ta Lo 2000-10-26 03:04:28 +00:00
parent 8d7c3938b0
commit da504a912a
1 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
src/northsouthbridge/sis/630/ipl.S
View file

@ -194,12 +194,12 @@ sis630ipl_start:
movw $SPL_RAM_SEG, %ax
movw %ax, %es
movw $sis950_init_table, %si # enable flash write on
movw $0x05, %cx # SiS 950 LPC
movw $0x2e, %dx
movw $sis950_init_table, %si # unlock SiS 950 LPC
movw $0x05, %cx # select Clock Selection
movw $0x2e, %dx # and Flash ROM I/F
rep
outsb
movb $0xfc, %al
movb $0xfc, %al # enable write, CLKIN = 24 MHZ
outb %al, $0x2f
xorw %sp, %sp # clear %sp