Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: MAINTAINERS/RISCV: Cover mb/emulation/spike-riscv

Browse source 
BUG=None
BRANCH=None
TEST=None

Signed-off-by: Jonathan Neuschfer <j.neuschaefer@gmx.net>
Reviewed-on: https://review.coreboot.org/16988
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Tested-by: build bot (Jenkins)
Reviewed-by: Martin Roth <martinroth@google.com>

Change-Id: Id5f3f7f25041189d137ef4daa9f63a3b478763bc
Reviewed-on: https://chromium-review.googlesource.com/400108
Commit-Ready: Furquan Shaikh <furquan@chromium.org>
Tested-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Jonathan Neuschäfer 2016-10-12 00:18:00 +02:00 • committed by chrome-bot
parent 7df5dbc624
commit b7f75cf6c9
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
MAINTAINERS
View file

@ -124,7 +124,7 @@ M: Ronald Minnich <rminnich@gmail.com>
S: Maintained
F: src/arch/riscv/
F: src/soc/ucb/
F: src/mainboard/emulation/qemu-riscv/
F: src/mainboard/emulation/*-riscv/
POWER8 ARCHITECTURE
M: Ronald Minnich <rminnich@gmail.com>