mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
add SERIAL_CONSOLE=1
This commit is contained in:
parent
a8151ba2cd
commit
929efbd797
3 changed files with 7 additions and 3 deletions
|
@ -6,7 +6,7 @@ target matsonic
|
|||
mainboard matsonic/ms7308e
|
||||
|
||||
# Enable Serial Console for debugging
|
||||
option SERIAL_CONSOLE
|
||||
option SERIAL_CONSOLE=1
|
||||
|
||||
# Enable MicroCode update and L2 Cache init for PII and PIII
|
||||
option UPDATE_MICROCODE
|
||||
|
|
|
@ -6,7 +6,7 @@ target pcchips
|
|||
mainboard pcchips/m810lmr
|
||||
|
||||
# Enable Serial Console for debugging
|
||||
option SERIAL_CONSOLE
|
||||
option SERIAL_CONSOLE=1
|
||||
|
||||
# Enable MicroCode update and L2 Cache init for PII and PIII
|
||||
#option UPDATE_MICROCODE
|
||||
|
|
|
@ -6,7 +6,7 @@ target winfast
|
|||
mainboard leadtek/winfast6300
|
||||
|
||||
# Enable Serial Console for debugging
|
||||
option SERIAL_CONSOLE
|
||||
option SERIAL_CONSOLE=1
|
||||
|
||||
# use DOC MIL
|
||||
option USE_DOC_MIL
|
||||
|
@ -16,6 +16,10 @@ docipl northsouthbridge/sis/630/ipl.S
|
|||
option UPDATE_MICROCODE
|
||||
option CONFIGURE_L2_CACHE
|
||||
|
||||
# Enable CPU Piple Line function, if your are not
|
||||
# using PIII, this boost performance a lot
|
||||
option ENABLE_SIS630_CPU_PIPELINE
|
||||
|
||||
# Use the internal VGA frame buffer device
|
||||
option HAVE_FRAMEBUFFER
|
||||
|
||||
|
|
Loading…
Add table
Reference in a new issue