mirror of
https://github.com/array-in-a-matrix/SAROO.git
synced 2025-04-02 10:31:43 -04:00
167 lines
6.4 KiB
Verilog
167 lines
6.4 KiB
Verilog
// megafunction wizard: %FIFO%
|
|
// GENERATION: STANDARD
|
|
// VERSION: WM1.0
|
|
// MODULE: scfifo
|
|
|
|
// ============================================================
|
|
// File Name: fifo4k.v
|
|
// Megafunction Name(s):
|
|
// scfifo
|
|
//
|
|
// Simulation Library Files(s):
|
|
// altera_mf
|
|
// ============================================================
|
|
// ************************************************************
|
|
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
|
|
//
|
|
// 13.1.0 Build 162 10/23/2013 SJ Full Version
|
|
// ************************************************************
|
|
|
|
|
|
//Copyright (C) 1991-2013 Altera Corporation
|
|
//Your use of Altera Corporation's design tools, logic functions
|
|
//and other software and tools, and its AMPP partner logic
|
|
//functions, and any output files from any of the foregoing
|
|
//(including device programming or simulation files), and any
|
|
//associated documentation or information are expressly subject
|
|
//to the terms and conditions of the Altera Program License
|
|
//Subscription Agreement, Altera MegaCore Function License
|
|
//Agreement, or other applicable license agreement, including,
|
|
//without limitation, that your use is for the sole purpose of
|
|
//programming logic devices manufactured by Altera and sold by
|
|
//Altera or its authorized distributors. Please refer to the
|
|
//applicable agreement for further details.
|
|
|
|
|
|
// synopsys translate_off
|
|
`timescale 1 ps / 1 ps
|
|
// synopsys translate_on
|
|
module fifo4k (
|
|
aclr,
|
|
clock,
|
|
data,
|
|
rdreq,
|
|
wrreq,
|
|
empty,
|
|
full,
|
|
q,
|
|
usedw);
|
|
|
|
input aclr;
|
|
input clock;
|
|
input [15:0] data;
|
|
input rdreq;
|
|
input wrreq;
|
|
output empty;
|
|
output full;
|
|
output [15:0] q;
|
|
output [10:0] usedw;
|
|
|
|
wire [10:0] sub_wire0;
|
|
wire sub_wire1;
|
|
wire sub_wire2;
|
|
wire [15:0] sub_wire3;
|
|
wire [10:0] usedw = sub_wire0[10:0];
|
|
wire empty = sub_wire1;
|
|
wire full = sub_wire2;
|
|
wire [15:0] q = sub_wire3[15:0];
|
|
|
|
scfifo scfifo_component (
|
|
.clock (clock),
|
|
.wrreq (wrreq),
|
|
.aclr (aclr),
|
|
.data (data),
|
|
.rdreq (rdreq),
|
|
.usedw (sub_wire0),
|
|
.empty (sub_wire1),
|
|
.full (sub_wire2),
|
|
.q (sub_wire3),
|
|
.almost_empty (),
|
|
.almost_full (),
|
|
.sclr ());
|
|
defparam
|
|
scfifo_component.add_ram_output_register = "ON",
|
|
scfifo_component.intended_device_family = "Cyclone IV E",
|
|
scfifo_component.lpm_numwords = 2048,
|
|
scfifo_component.lpm_showahead = "OFF",
|
|
scfifo_component.lpm_type = "scfifo",
|
|
scfifo_component.lpm_width = 16,
|
|
scfifo_component.lpm_widthu = 11,
|
|
scfifo_component.overflow_checking = "ON",
|
|
scfifo_component.underflow_checking = "ON",
|
|
scfifo_component.use_eab = "ON";
|
|
|
|
|
|
endmodule
|
|
|
|
// ============================================================
|
|
// CNX file retrieval info
|
|
// ============================================================
|
|
// Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0"
|
|
// Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1"
|
|
// Retrieval info: PRIVATE: AlmostFull NUMERIC "0"
|
|
// Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1"
|
|
// Retrieval info: PRIVATE: CLOCKS_ARE_SYNCHRONIZED NUMERIC "1"
|
|
// Retrieval info: PRIVATE: Clock NUMERIC "0"
|
|
// Retrieval info: PRIVATE: Depth NUMERIC "2048"
|
|
// Retrieval info: PRIVATE: Empty NUMERIC "1"
|
|
// Retrieval info: PRIVATE: Full NUMERIC "1"
|
|
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
|
|
// Retrieval info: PRIVATE: LE_BasedFIFO NUMERIC "0"
|
|
// Retrieval info: PRIVATE: LegacyRREQ NUMERIC "1"
|
|
// Retrieval info: PRIVATE: MAX_DEPTH_BY_9 NUMERIC "0"
|
|
// Retrieval info: PRIVATE: OVERFLOW_CHECKING NUMERIC "0"
|
|
// Retrieval info: PRIVATE: Optimize NUMERIC "1"
|
|
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
|
|
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
|
|
// Retrieval info: PRIVATE: UNDERFLOW_CHECKING NUMERIC "0"
|
|
// Retrieval info: PRIVATE: UsedW NUMERIC "1"
|
|
// Retrieval info: PRIVATE: Width NUMERIC "16"
|
|
// Retrieval info: PRIVATE: dc_aclr NUMERIC "0"
|
|
// Retrieval info: PRIVATE: diff_widths NUMERIC "0"
|
|
// Retrieval info: PRIVATE: msb_usedw NUMERIC "0"
|
|
// Retrieval info: PRIVATE: output_width NUMERIC "16"
|
|
// Retrieval info: PRIVATE: rsEmpty NUMERIC "1"
|
|
// Retrieval info: PRIVATE: rsFull NUMERIC "0"
|
|
// Retrieval info: PRIVATE: rsUsedW NUMERIC "0"
|
|
// Retrieval info: PRIVATE: sc_aclr NUMERIC "1"
|
|
// Retrieval info: PRIVATE: sc_sclr NUMERIC "0"
|
|
// Retrieval info: PRIVATE: wsEmpty NUMERIC "0"
|
|
// Retrieval info: PRIVATE: wsFull NUMERIC "1"
|
|
// Retrieval info: PRIVATE: wsUsedW NUMERIC "0"
|
|
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
|
|
// Retrieval info: CONSTANT: ADD_RAM_OUTPUT_REGISTER STRING "ON"
|
|
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
|
|
// Retrieval info: CONSTANT: LPM_NUMWORDS NUMERIC "2048"
|
|
// Retrieval info: CONSTANT: LPM_SHOWAHEAD STRING "OFF"
|
|
// Retrieval info: CONSTANT: LPM_TYPE STRING "scfifo"
|
|
// Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "16"
|
|
// Retrieval info: CONSTANT: LPM_WIDTHU NUMERIC "11"
|
|
// Retrieval info: CONSTANT: OVERFLOW_CHECKING STRING "ON"
|
|
// Retrieval info: CONSTANT: UNDERFLOW_CHECKING STRING "ON"
|
|
// Retrieval info: CONSTANT: USE_EAB STRING "ON"
|
|
// Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT NODEFVAL "aclr"
|
|
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock"
|
|
// Retrieval info: USED_PORT: data 0 0 16 0 INPUT NODEFVAL "data[15..0]"
|
|
// Retrieval info: USED_PORT: empty 0 0 0 0 OUTPUT NODEFVAL "empty"
|
|
// Retrieval info: USED_PORT: full 0 0 0 0 OUTPUT NODEFVAL "full"
|
|
// Retrieval info: USED_PORT: q 0 0 16 0 OUTPUT NODEFVAL "q[15..0]"
|
|
// Retrieval info: USED_PORT: rdreq 0 0 0 0 INPUT NODEFVAL "rdreq"
|
|
// Retrieval info: USED_PORT: usedw 0 0 11 0 OUTPUT NODEFVAL "usedw[10..0]"
|
|
// Retrieval info: USED_PORT: wrreq 0 0 0 0 INPUT NODEFVAL "wrreq"
|
|
// Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0
|
|
// Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0
|
|
// Retrieval info: CONNECT: @data 0 0 16 0 data 0 0 16 0
|
|
// Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0
|
|
// Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0
|
|
// Retrieval info: CONNECT: empty 0 0 0 0 @empty 0 0 0 0
|
|
// Retrieval info: CONNECT: full 0 0 0 0 @full 0 0 0 0
|
|
// Retrieval info: CONNECT: q 0 0 16 0 @q 0 0 16 0
|
|
// Retrieval info: CONNECT: usedw 0 0 11 0 @usedw 0 0 11 0
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo4k.v TRUE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo4k.inc FALSE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo4k.cmp FALSE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo4k.bsf FALSE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo4k_inst.v FALSE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo4k_bb.v TRUE
|
|
// Retrieval info: LIB_FILE: altera_mf
|