SAROO/FPGA_v12/cdcfifo.qip
2023-02-13 17:09:34 +08:00

4 lines
257 B
Text

set_global_assignment -name IP_TOOL_NAME "FIFO"
set_global_assignment -name IP_TOOL_VERSION "14.1"
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{Cyclone IV E}"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "cdcfifo.v"]