array-in-a-matrix/SAROO
1
0
Fork 0
mirror of https://github.com/array-in-a-matrix/SAROO.git synced 2025-04-02 10:31:43 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Unique roles for cdc_fifo conduit signals (required by quartus 14.0 and higher)

Browse source
This commit is contained in:
hitmo2500 2015-06-18 15:17:31 +03:00
parent 08568387db
commit 6e1912bf88
1 changed files with 7 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

14
FPGA/cdc_fifo/cdc_fifo_hw.tcl
View file

@ -66,13 +66,13 @@ set_interface_property conduit_end PORT_NAME_MAP ""
set_interface_property conduit_end CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end SVD_ADDRESS_GROUP ""
add_interface_port conduit_end reg_fifo_ctrl export Input 16
add_interface_port conduit_end reg_blk_addr export Input 32
add_interface_port conduit_end reg_blk_size export Input 16
add_interface_port conduit_end rd_start export Input 1
add_interface_port conduit_end data_out export Output 16
add_interface_port conduit_end blk_dma_end export Output 1
add_interface_port conduit_end reg_fifo_stat export Output 16
add_interface_port conduit_end reg_fifo_ctrl reg_fifo_ctrl Input 16
add_interface_port conduit_end reg_blk_addr reg_blk_addr Input 32
add_interface_port conduit_end reg_blk_size reg_blk_size Input 16
add_interface_port conduit_end rd_start rd_start Input 1
add_interface_port conduit_end data_out data_out Output 16
add_interface_port conduit_end blk_dma_end blk_dma_end Output 1
add_interface_port conduit_end reg_fifo_stat reg_fifo_stat Output 16
#