Emulation/rustation-ng
1
0
Fork 0
mirror of https://gitlab.com/flio/rustation-ng.git synced 2025-04-02 10:31:55 -04:00
Code Issues Projects Releases Packages Wiki Activity
203 commits 8 branches 2 tags 1.2 MiB
Commit graph

203 commits

This branch
This branch
All branches
Author SHA1 Message Date
Lionel Flandrin
3c0a6e06d5 Tweak IRQ read to match mednafen 2020-01-07 01:27:39 +00:00
Lionel Flandrin
48d7fd63c1 Added GDB helper script 2020-01-07 01:27:39 +00:00
Lionel Flandrin
85843150ac Improve debugger interface 2020-01-07 01:27:39 +00:00
Lionel Flandrin
39168f8dd8 gitlab-ci: don't allow clippy failure 2020-01-07 01:27:39 +00:00
Lionel Flandrin
991073d48c Imported Rustation's debugger with GDB TCP interface 2020-01-07 01:27:39 +00:00
Lionel Flandrin
b7c04558a2 Add proper logging facilities 2020-01-07 01:27:39 +00:00
Lionel Flandrin
78464d15e9 Implemented debugger interface 
No debugger backend yet.

The interface is hidden behind the "debugger" feature, disabled by
default for performance reasons.
 2020-01-07 01:27:39 +00:00
Lionel Flandrin
5c523234cb Implement exception where they weren't handled 2020-01-07 01:27:39 +00:00
Lionel Flandrin
c1f7b5e9b5 Implement exceptions, SYSCALL and BREAK 2020-01-07 01:27:39 +00:00
Lionel Flandrin
76d9f57954 Enable optimizations even for non-release builds 
The emulator will soon become unusable without optimizations anyway.
 2020-01-07 01:27:39 +00:00
Lionel Flandrin
f677a9ab60 Implement timer registers 2020-01-07 01:27:39 +00:00
Lionel Flandrin
c495f57dae Implement MFHI, MTHI, MFLO, MTLO 2020-01-07 01:27:39 +00:00
Lionel Flandrin
ab76637ad0 Implement MULT, MULTU, DIV and DIVU 2020-01-07 01:27:39 +00:00
Lionel Flandrin
c719acbcc9 Implement SRL, SRA, SLLV, SRLV and SRAV 2020-01-07 01:27:39 +00:00
Lionel Flandrin
7960f414d5 Implement SLT, SLTI and SLTIU 2020-01-07 01:27:39 +00:00
Lionel Flandrin
a3cdfcbf7e Remove CPU state dump after every cycle 2020-01-07 01:27:39 +00:00
Lionel Flandrin
ff613a260a Implement BXX 2020-01-07 01:27:39 +00:00
Lionel Flandrin
371fbd44c4 Implement IRQ registers 2020-01-07 01:27:39 +00:00
Lionel Flandrin
aad56c9a7d Implement ADD, SUB and SUBU 2020-01-07 01:27:37 +00:00
Lionel Flandrin
cfdb8aa438 Implement AND, XOR and NOR 2019-12-31 20:47:00 +00:00
Lionel Flandrin
a3fd1e7f1b Implement MFC0 2019-12-31 20:47:00 +00:00
Lionel Flandrin
8cb68dcbad Implement (empty) Expansion 1 2019-12-31 20:47:00 +00:00
Lionel Flandrin
a5ea4c6c85 Implement BEQ, BLEZ and BGTZ 2019-12-31 20:47:00 +00:00
Lionel Flandrin
1745f0b3f0 Implement LB, LH, LBU and LHU 2019-12-31 20:47:00 +00:00
Lionel Flandrin
01979e3c85 Implement JR and JALR 2019-12-31 20:47:00 +00:00
Lionel Flandrin
0c65668ad0 Ignore writes to Expansion 2 2019-12-31 20:47:00 +00:00
Lionel Flandrin
a7d01808f3 Implement ANDI and XORI 2019-12-31 20:47:00 +00:00
Lionel Flandrin
a0471deadf Implement JAL 2019-12-31 20:47:00 +00:00
Lionel Flandrin
7a0d58d448 Implement SPU register interface 2019-12-31 20:47:00 +00:00
Lionel Flandrin
f2870065b9 Implement SB and SH 2019-12-31 20:47:00 +00:00
Lionel Flandrin
cccbeb3a72 Implement ADDU 2019-12-31 20:47:00 +00:00
Lionel Flandrin
7524e6b124 Implement SLTU 2019-12-31 20:47:00 +00:00
Lionel Flandrin
bcf5e49102 Implement RAM 2019-12-31 20:46:58 +00:00
Lionel Flandrin
e1fad5767d Implement LW and load delay slots 2019-12-30 20:20:38 +00:00
Lionel Flandrin
02c635360e Implement ADDI 2019-12-29 20:40:25 +00:00
Lionel Flandrin
97f25d4f71 Implement BNE 2019-12-29 20:40:25 +00:00
Lionel Flandrin
76a9776648 Implement cache isolation 2019-12-29 20:40:25 +00:00
Lionel Flandrin
0998d66029 Implement MTC0 2019-12-29 20:40:25 +00:00
Lionel Flandrin
078af9b390 Implement COP0 instruction decoding 2019-12-29 20:40:25 +00:00
Lionel Flandrin
69daf8cec8 Implemented CACHE_CONTROL register 2019-12-29 20:40:25 +00:00
Lionel Flandrin
ba67444773 Implemented OR 2019-12-29 20:40:25 +00:00
Lionel Flandrin
803332124c Implemented J and branch delay slots 2019-12-29 20:40:25 +00:00
Lionel Flandrin
491b3a74e0 Implemented RAM_SIZE register 2019-12-29 20:40:25 +00:00
Lionel Flandrin
dd03fbf32c Implemented ADDIU 2019-12-29 20:40:25 +00:00
Lionel Flandrin
333ff020ad Implement SLL 2019-12-29 20:40:25 +00:00
Lionel Flandrin
8470d3f41a Implement MEM_CONTROL registers 2019-12-29 20:40:25 +00:00
Lionel Flandrin
66175a048d Implement SW 2019-12-29 20:40:25 +00:00
Lionel Flandrin
acf2b4adee Implement ORI 2019-12-29 20:40:25 +00:00
Lionel Flandrin
2c3062e720 Implement LUI 2019-12-29 20:40:25 +00:00
Lionel Flandrin
2564a84f20 Implement instruction decoding framework 2019-12-29 20:40:25 +00:00