Unknown W. Brackets
|
0fc774927f
|
jit: Minor cleanups.
|
2016-01-10 12:28:29 -08:00 |
|
Unknown W. Brackets
|
3301a347b3
|
arm64: Dumb typo, oops.
|
2015-09-12 11:56:33 -07:00 |
|
Unknown W. Brackets
|
dd548ba12c
|
arm64: Check for unordered in vmin/vmax.
|
2015-09-08 20:07:10 -07:00 |
|
Henrik Rydgard
|
9fe382ad18
|
ARM64: Shortcut moves between gpr and vfpu when not mapped
|
2015-07-11 23:53:06 +02:00 |
|
Henrik Rydgård
|
1ba2b1cfae
|
Merge pull request #7855 from hrydgard/static-alloc
ARM64 jit: Statically allocate a few registers, including SP
|
2015-07-11 18:13:47 +02:00 |
|
Henrik Rydgard
|
2e937b2d10
|
use the DiscardR function. Remove an old TODO
|
2015-07-11 17:17:54 +02:00 |
|
Henrik Rydgard
|
d1bbc1d3c0
|
More regcache fixes. ML_IMM works now although there is another stability issue somewhere.
|
2015-07-11 16:59:13 +02:00 |
|
Henrik Rydgard
|
698ef82452
|
ARM64: Fix vrot
|
2015-07-11 16:56:26 +02:00 |
|
Henrik Rydgard
|
9937b41461
|
ARM64: Fix vi2uc and vi2us and enable them.
|
2015-07-11 16:46:11 +02:00 |
|
Henrik Rydgard
|
35c65973c1
|
ARM64 jit: implement vuc2i, vc2i, vus2i, vs2i instructions
|
2015-07-11 13:25:58 +02:00 |
|
Henrik Rydgard
|
4a7ee6d6cd
|
ARM64 jit: Implement vi2uc, vi2c, vi2us, vi2s instructions
|
2015-07-11 12:37:23 +02:00 |
|
Henrik Rydgard
|
a3b728dd1b
|
ARM64 jit: Minor optimization of lv.q and sv.q
|
2015-07-08 11:59:48 +02:00 |
|
Unknown W. Brackets
|
66adc4e695
|
jit: Normalize CONDITIONAL_DISABLE formatting.
|
2015-07-02 20:31:37 -07:00 |
|
Unknown W. Brackets
|
fbd4db0fc4
|
arm64: Add a safemem path.
This is probably not optimal but at least it works.
|
2015-06-27 00:22:04 -07:00 |
|
Henrik Rydgård
|
81dec36da8
|
Use an accessor to read the compilerPC.
In the IR it will be read from the block.
|
2015-04-11 01:14:37 -07:00 |
|
Henrik Rydgard
|
44286a2b37
|
ARM64: Accurate float->int conversion with rounding mode.
|
2015-04-06 18:13:34 +02:00 |
|
Henrik Rydgard
|
acf08eefa8
|
ARM64: Fix FCVTL, use it in v2hf
|
2015-04-06 18:13:33 +02:00 |
|
Henrik Rydgard
|
8eedcc7fb0
|
ARM64: Speedup fpu/vfpu load/stores too using "pointerification". Actually noticeable gain.
|
2015-04-06 18:13:32 +02:00 |
|
Henrik Rydgard
|
ad648baa9c
|
ARM64 regcache: Add support to "pointerify" registers. Use in load/store to cut down instructions.
|
2015-04-06 18:13:32 +02:00 |
|
Henrik Rydgard
|
2780eef595
|
ARM64: Another couple of VFPU ops
|
2015-04-06 18:13:31 +02:00 |
|
Henrik Rydgard
|
ca58f322e5
|
ARM64: Port over some missing VFPU instructions from ARM. Not much left now.
|
2015-04-06 18:13:30 +02:00 |
|
Henrik Rydgard
|
f06e9a9d18
|
ARM64: Even more VFPU instructions
|
2015-04-06 18:13:30 +02:00 |
|
Henrik Rydgard
|
1b1ab73b0f
|
ARM64: Enable some more VFPU instructions, some code cleanup
|
2015-04-06 18:13:29 +02:00 |
|
Henrik Rydgard
|
500ca94ab8
|
ARM64: Port over tons of VFPU code from ARM, leave most of it disabled.
|
2015-04-06 18:13:28 +02:00 |
|
Henrik Rydgard
|
8df8c210d1
|
ARM64: Start porting over VFPU stuff from ARM, fix regalloc bug
|
2015-04-06 18:13:28 +02:00 |
|
Henrik Rydgard
|
25ec85551f
|
ARM64: Implement FP compares, misc
|
2015-04-06 18:13:22 +02:00 |
|
Henrik Rydgard
|
a12e448fb4
|
ARM64: Stub vertex decoder jit, implementing just enough for the cube.elf cube.
|
2015-04-06 18:13:18 +02:00 |
|
Henrik Rydgard
|
b309c83973
|
Initial work on ARM64, based on the ARM jit.
|
2015-04-06 18:13:01 +02:00 |
|