mirror of
https://github.com/hrydgard/ppsspp.git
synced 2025-04-02 11:01:50 -04:00
Optimize out slti in the x86 jit.
I'm kinda surprised this actually happens...
This commit is contained in:
parent
abde404c00
commit
dede852c03
1 changed files with 13 additions and 0 deletions
|
@ -91,6 +91,13 @@ namespace MIPSComp
|
|||
break;
|
||||
|
||||
case 10: // R(rt) = (s32)R(rs) < simm; break; //slti
|
||||
// There's a mips compiler out there asking it already knows the answer to...
|
||||
if (gpr.IsImmediate(rs))
|
||||
{
|
||||
gpr.SetImmediate32(rt, (s32)gpr.GetImmediate32(rs) < simm);
|
||||
break;
|
||||
}
|
||||
|
||||
gpr.Lock(rt, rs);
|
||||
gpr.BindToRegister(rs, true, false);
|
||||
gpr.BindToRegister(rt, rt == rs, true);
|
||||
|
@ -102,6 +109,12 @@ namespace MIPSComp
|
|||
break;
|
||||
|
||||
case 11: // R(rt) = R(rs) < uimm; break; //sltiu
|
||||
if (gpr.IsImmediate(rs))
|
||||
{
|
||||
gpr.SetImmediate32(rt, gpr.GetImmediate32(rs) < uimm);
|
||||
break;
|
||||
}
|
||||
|
||||
gpr.Lock(rt, rs);
|
||||
gpr.BindToRegister(rs, true, false);
|
||||
gpr.BindToRegister(rt, rt == rs, true);
|
||||
|
|
Loading…
Add table
Reference in a new issue