Emulation/ppsspp
1
0
Fork 0
mirror of https://github.com/hrydgard/ppsspp.git synced 2025-04-02 11:01:50 -04:00
Code Issues Projects Releases Packages Wiki Activity

arm64jit: Avoid spilling an extra reg for lwl/lwr.

Browse source 
It's only needed for swl and swr.
This commit is contained in:
Unknown W. Brackets 2017-12-31 16:39:11 -08:00
parent 8ffb0101fe
commit d8d174fa2b
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
Core/MIPS/ARM64/Arm64CompLoadStore.cpp
View file

@ -180,7 +180,7 @@ namespace MIPSComp {
gpr.SpillLock(rs); gpr.SpillLock(rs);
// Need to get temps before skipping safe mem. // Need to get temps before skipping safe mem.
ARM64Reg LR_SCRATCH3 = gpr.GetAndLockTempR(); ARM64Reg LR_SCRATCH3 = gpr.GetAndLockTempR();
ARM64Reg LR_SCRATCH4 = gpr.GetAndLockTempR(); ARM64Reg LR_SCRATCH4 = o == 42 || o == 46 ? gpr.GetAndLockTempR() : INVALID_REG;
if (!g_Config.bFastMemory && rs != MIPS_REG_SP) { if (!g_Config.bFastMemory && rs != MIPS_REG_SP) {
skips = SetScratch1ForSafeAddress(rs, offset, SCRATCH2); skips = SetScratch1ForSafeAddress(rs, offset, SCRATCH2);