Emulation/ppsspp
1
0
Fork 0
mirror of https://github.com/hrydgard/ppsspp.git synced 2025-04-02 11:01:50 -04:00
Code Issues Projects Releases Packages Wiki Activity

Be completely safe on Exynos even if future OS:es start running the big and LITTLE cores simultaneously (don't know if they already do)

Browse source
This commit is contained in:
Henrik Rydgard 2016-09-12 22:19:52 +02:00
parent edae55d827
commit 2adec71f87
1 changed files with 15 additions and 9 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

12
Common/Arm64Emitter.cpp
View file

@ -322,10 +322,15 @@ void ARM64XEmitter::FlushIcacheSection(u8* start, u8* end)
// Don't rely on GCC's __clear_cache implementation, as it caches // Don't rely on GCC's __clear_cache implementation, as it caches
// icache/dcache cache line sizes, that can vary between cores on // icache/dcache cache line sizes, that can vary between cores on
// big.LITTLE architectures. // big.LITTLE architectures.
u64 addr, ctr_el0;
static size_t icache_line_size = 0xffff, dcache_line_size = 0xffff;
size_t isize, dsize; size_t isize, dsize;
if (cpu_info.sQuirks.bExynos8890DifferingCachelineSizes) {
// Enforce the minimum cache line size to be completely safe on these CPUs.
isize = 64;
dsize = 64;
} else {
u64 ctr_el0;
static size_t icache_line_size = 0xffff, dcache_line_size = 0xffff;
__asm__ volatile("mrs %0, ctr_el0" : "=r"(ctr_el0)); __asm__ volatile("mrs %0, ctr_el0" : "=r"(ctr_el0));
isize = 4 << ((ctr_el0 >> 0) & 0xf); isize = 4 << ((ctr_el0 >> 0) & 0xf);
dsize = 4 << ((ctr_el0 >> 16) & 0xf); dsize = 4 << ((ctr_el0 >> 16) & 0xf);
@ -333,8 +338,9 @@ void ARM64XEmitter::FlushIcacheSection(u8* start, u8* end)
// use the global minimum cache line size // use the global minimum cache line size
icache_line_size = isize = icache_line_size < isize ? icache_line_size : isize; icache_line_size = isize = icache_line_size < isize ? icache_line_size : isize;
dcache_line_size = dsize = dcache_line_size < dsize ? dcache_line_size : dsize; dcache_line_size = dsize = dcache_line_size < dsize ? dcache_line_size : dsize;
}
addr = (u64)start & ~(u64)(dsize - 1); u64 addr = (u64)start & ~(u64)(dsize - 1);
for (; addr < (u64)end; addr += dsize) for (; addr < (u64)end; addr += dsize)
// use "civac" instead of "cvau", as this is the suggested workaround for // use "civac" instead of "cvau", as this is the suggested workaround for
// Cortex-A53 errata 819472, 826319, 827319 and 824069. // Cortex-A53 errata 819472, 826319, 827319 and 824069.