Emulation/not64
1
0
Fork 0
mirror of https://github.com/extremscorner/not64.git synced 2025-04-02 10:52:37 -04:00
Code Issues Projects Releases Packages Wiki Activity
not64/gc_memory
History
Exact
Extrems 8be842aa43 Added SD2SP2 support. 
Improved IDE-EXI support.
Changed 16Kbit EEPROM list to use ROM ID.
Updated 16Kbit EEPROM list from Project64.
Updated Mupen64Plus RSP HLE plugin.
2020-05-09 11:16:42 -04:00
..
ARAM.c 2015-02-04 02:11:59 -05:00
ARAM.h - Full TLB in ARAM for GC (-DARAM_TLBCACHE & TLB-Cache.c) 2010-04-27 22:17:27 +00:00
dma.c Added SD2SP2 support. 2020-05-09 11:16:42 -04:00
dma.h Initial Import 2007-09-01 18:57:11 +00:00
flashram.c Added SD2SP2 support. 2020-05-09 11:16:42 -04:00
flashram.h Fixed issue where flashram was reset on ROM reset. 2010-05-25 13:35:55 +00:00
mcbanner.h gc_memory folder headers done 2009-11-10 13:36:37 +00:00
MEM2.h 2015-02-04 04:02:53 -05:00
memory.c 2017-10-09 13:55:01 -04:00
memory.h 2017-10-09 13:55:01 -04:00
n64_cic_nus_6105.c 2015-02-04 02:32:38 -05:00
n64_cic_nus_6105.h 2015-02-04 02:32:38 -05:00
pif.c 2017-10-03 21:00:42 -04:00
pif.h EEPROM clearing on each ROM load 2010-04-15 14:23:49 +00:00
pif2.h Initial Import 2007-09-01 18:57:11 +00:00
Save-Prompt.c gc_memory folder headers done 2009-11-10 13:36:37 +00:00
Saves.h gc_memory folder headers done 2009-11-10 13:36:37 +00:00
TLB-Cache-hash.c - Full TLB in ARAM for GC (-DARAM_TLBCACHE & TLB-Cache.c) 2010-04-27 22:17:27 +00:00
TLB-Cache.c Fix TLB-Cache.c compile issues 2010-05-18 22:33:05 +00:00
TLB-Cache.h - Full TLB in ARAM for GC (-DARAM_TLBCACHE & TLB-Cache.c) 2010-04-27 22:17:27 +00:00
tlb.c 2015-02-05 04:08:28 -05:00
tlb.h 2015-02-04 04:02:53 -05:00