Emulation/n64
1
0
Fork 0
mirror of https://github.com/Dillonb/n64.git synced 2025-04-02 10:42:08 -04:00
Code Issues Projects Releases Packages Wiki Activity

Commit graph

  • 7ac5ab5fdb also write rdram size to 0x3f0 Dillon Beliveau 2021-02-20 14:04:18 -05:00
  • cf0134a68f more instructions Dillon Beliveau 2021-02-20 14:04:09 -05:00
  • 8e37c48bfa always log byte order Dillon Beliveau 2021-02-20 13:43:43 -05:00
  • 5e99bf508e support setting LLAddr Dillon Beliveau 2021-02-19 20:45:33 -05:00
  • 86aae2f488 flash working with an ugly special case, quiet down debug messages Dillon Beliveau 2021-02-19 20:32:55 -05:00
  • 745e0dba0b kinda-working flash implementation Dillon Beliveau 2021-02-19 19:32:11 -05:00
  • d04eaa007a flash and sram are accessed at the same address Dillon Beliveau 2021-02-19 17:52:18 -05:00
  • b638d8b4f6 assert save types Dillon Beliveau 2021-02-19 17:40:03 -05:00
  • 43d9a02048 initialize flash to 0xFF Dillon Beliveau 2021-02-19 17:30:34 -05:00
  • f6247c23a8 Earthworm Jim 3d to game db, rename eeprom_1mb to flash_1m Dillon Beliveau 2021-02-19 17:29:22 -05:00
  • deb45e0d3e
         Update memory_map.rst Dillon Beliveau 2021-02-17 10:12:10 -05:00
  • 9fd323d932
         Update issues_log.rst Dillon Beliveau 2021-02-15 17:30:37 -05:00
  • 669154799a
         Update issues_log.rst Dillon Beliveau 2021-02-15 17:29:30 -05:00
  • 027bb41880 Use https url for parallel-rdp submodule Dillon Beliveau 2021-02-12 17:27:16 -05:00
  • fd6ada1237
         Merge pull request #10 from Kime78/patch-1 Dillon Beliveau 2021-02-11 15:06:50 -05:00
  • 8a1c8943b4
         Update memory_map.rst Mihalache Mihai 2021-02-11 22:03:59 +02:00
  • e82bf96b07 RDRAM is no longer stored big endian Dillon Beliveau 2021-02-10 16:21:26 -05:00
  • d4ca4e7d97 New param for new angrylion Dillon Beliveau 2021-02-10 16:10:41 -05:00
  • c2eee38295 cp1 c_ule Dillon Beliveau 2021-02-07 17:44:44 -05:00
  • 15d14cceee banjo kazooie, pokemon snap, starfox 64 to game db Dillon Beliveau 2021-02-07 17:39:44 -05:00
  • cd46e68b5f bomberman and wave race to game db Dillon Beliveau 2021-02-07 16:56:06 -05:00
  • cb0b86c040 smash 64 to game db Dillon Beliveau 2021-02-07 16:43:15 -05:00
  • eb30bdbc37 FPU instructions necessary for diddy kong racing Dillon Beliveau 2021-02-07 15:54:43 -05:00
  • 2c0624a3dc what was I thinking with this mask anyway Dillon Beliveau 2021-02-07 14:17:33 -05:00
  • 35718dde80 mask addresses correctly again Dillon Beliveau 2021-02-07 14:10:07 -05:00
  • 9467e1113e Merge branch 'rdram-little-endian' Dillon Beliveau 2021-02-07 14:08:37 -05:00
  • 7abd67306d don't translate address twice Dillon Beliveau 2021-02-07 14:00:01 -05:00
  • d61242ec74 working on swapping DMEM to little endian Dillon Beliveau 2021-02-07 13:34:32 -05:00
  • 2f9f261b3f typo Dillon Beliveau 2021-02-06 21:30:18 -05:00
  • 5ccee24981 move stuff around, RSP bus doesn't need whole system Dillon Beliveau 2021-01-24 13:22:50 -05:00
  • a8db71cb1a delete some unused code Dillon Beliveau 2021-01-24 13:05:44 -05:00
  • 7a87019d46 take RSP as argument here Dillon Beliveau 2021-01-24 12:50:14 -05:00
  • 92bc5b6be4 per instruction, not per cycle Dillon Beliveau 2021-02-06 14:47:31 -05:00
  • cad07882ca
         Merge pull request #9 from wheremyfoodat/master Dillon Beliveau 2021-02-06 09:33:32 -05:00
  • c29ab936d7 Fixed sign extension of initial $t3 val wheremyfoodat 2021-02-06 14:07:48 +02:00
  • 3a8e77c5fa Update PIF doc wheremyfoodat 2021-02-06 13:32:57 +02:00
  • 85bc8922b8 continue using big endian for RSP Dillon Beliveau 2021-01-24 15:09:15 -05:00
  • 942e67a34d rdram to little endian (cpu supported only), use mainline parallel-rdp Dillon Beliveau 2021-01-24 14:57:29 -05:00
  • c246c36511 move stuff around, RSP bus doesn't need whole system Dillon Beliveau 2021-01-24 13:22:50 -05:00
  • c0d22f5f78 delete some unused code Dillon Beliveau 2021-01-24 13:05:44 -05:00
  • a9a1fedf8b take RSP as argument here Dillon Beliveau 2021-01-24 12:50:14 -05:00
  • dfcd708978 const Dillon Beliveau 2021-01-23 19:19:01 -05:00
  • 5856ef7823 close button on imgui demo window Dillon Beliveau 2021-01-23 13:44:28 -05:00
  • ccdb50728e update readme Dillon Beliveau 2021-01-23 13:32:02 -05:00
  • 9b02ea87fc add -h / --help parameter Dillon Beliveau 2021-01-23 13:14:09 -05:00
  • fb9e659f42 Add screenshot Dillon Beliveau 2021-01-23 12:59:10 -05:00
  • e3e8a4bc4c Remove screenshot Dillon Beliveau 2021-01-23 12:58:01 -05:00
  • 5c7c3c3ffe cleanup useless comments Dillon Beliveau 2021-01-22 00:26:07 -05:00
  • 087004f6bb
         Merge pull request #8 from Dillonb/imgui Dillon Beliveau 2021-01-22 00:20:24 -05:00
  • f0e4dbc620 don't destroy these Dillon Beliveau 2021-01-21 23:34:20 -05:00
  • ccdb94a97e use a renderpass, draw parallel-rdp's image to swapchain using a textured quad Dillon Beliveau 2021-01-21 23:21:18 -05:00
  • bdb492bcc5 cleanup font upload code further Dillon Beliveau 2021-01-20 18:03:27 -05:00
  • be327a9539 only run command buffer once Dillon Beliveau 2021-01-20 17:17:39 -05:00
  • 23972be4a7 Use ubuntu 20.04 for build pipeline Dillon Beliveau 2021-01-19 23:36:02 -05:00
  • d89fe8d29f add vulkan headers include path to imgui module Dillon Beliveau 2021-01-19 23:05:57 -05:00
  • 3e481f3c2b UI tweaks Dillon Beliveau 2021-01-19 23:05:50 -05:00
  • 395c842c58 swapping between roms deals with different backup files correctly Dillon Beliveau 2021-01-19 22:12:08 -05:00
  • f687ac01b6 file browser, and allow swapping out ROM Dillon Beliveau 2021-01-19 21:53:45 -05:00
  • 58cb143f83 Display UI on a blank screen when no ROM loaded Dillon Beliveau 2021-01-19 21:09:22 -05:00
  • 6c51fca0b4 imgui metrics with ImPlot Dillon Beliveau 2021-01-19 00:06:31 -05:00
  • b138a4de8b start working on UI Dillon Beliveau 2021-01-18 21:33:13 -05:00
  • 9d002efc9f finally got imgui working Dillon Beliveau 2021-01-18 20:57:31 -05:00
  • 1c9bb1a54c missed some zeroes Dillon Beliveau 2021-01-18 14:08:44 -05:00
  • dd8eb8d918 use memcpy for HLEing the pif rom's DMA Dillon Beliveau 2021-01-17 17:08:24 -05:00
  • bf03a6219e buggy round instructions Dillon Beliveau 2021-01-17 16:47:24 -05:00
  • 1901617402 these were wrong, so mark them as unimplemented again Dillon Beliveau 2021-01-17 16:25:51 -05:00
  • fde580b70c stub cp1 round instructions Dillon Beliveau 2021-01-17 16:21:40 -05:00
  • 78077e7e55 exception updates & implement TRAP exception Dillon Beliveau 2021-01-17 15:35:35 -05:00
  • 0d28224371 do work in rax Dillon Beliveau 2021-01-17 15:06:25 -05:00
  • 6bdaef1bc6 these don't sign extend Dillon Beliveau 2021-01-17 14:21:13 -05:00
  • ed3b92c014 dsrl32, dsra32 Dillon Beliveau 2021-01-17 14:03:01 -05:00
  • e4747d501d fix doubleword shifts, add dsll32 Dillon Beliveau 2021-01-17 14:01:46 -05:00
  • 351b26f04f more fast versions of instructions Dillon Beliveau 2021-01-17 13:48:51 -05:00
  • 5a0b1f551b Merge branch 'register-allocation' Dillon Beliveau 2021-01-17 12:44:01 -05:00
  • dfebb66bc1 variable shifts, use al in slti(u) Dillon Beliveau 2021-01-17 12:34:25 -05:00
  • 310d3669fb upgrade dynasm, don't use rcx for register allocation Dillon Beliveau 2021-01-17 12:25:04 -05:00
  • 0da16e7289 check and flush even when just loading one register Dillon Beliveau 2021-01-17 01:38:10 -05:00
  • 84b2dd0b7d mfhi/mthi/mflo/mtlo, framework for r_type Dillon Beliveau 2021-01-17 01:34:58 -05:00
  • 42a62a8c5f fast slti, sltiu, sll, srl, sra Dillon Beliveau 2021-01-17 00:57:36 -05:00
  • a86b429426 more reorganizing and cleanup Dillon Beliveau 2021-01-16 23:43:27 -05:00
  • 42a1a9214d just do the movsxd Dillon Beliveau 2021-01-16 23:40:41 -05:00
  • 8ecc09f72a reorganize and cleanup Dillon Beliveau 2021-01-16 23:22:20 -05:00
  • 06114a767b flush all regs after branch likely Dillon Beliveau 2021-01-16 23:16:57 -05:00
  • a87cb0cfbc andi + ori working Dillon Beliveau 2021-01-16 23:15:57 -05:00
  • 0fa9a98bbc register allocation seems to be working, using only low registers for now Dillon Beliveau 2021-01-16 23:10:14 -05:00
  • 2a4cebae80 fast ori Dillon Beliveau 2021-01-16 20:59:25 -05:00
  • 5663add43f working with only fast andi Dillon Beliveau 2021-01-16 20:57:16 -05:00
  • 41f4c211d0 halfway to register allocation Dillon Beliveau 2021-01-16 19:19:32 -05:00
  • bf0cd262c9 frameworking for register allocation Dillon Beliveau 2021-01-16 15:51:19 -05:00
  • 1df95a9a7f Corrections and clarity for boot process doc Dillon Beliveau 2021-01-16 11:09:22 -05:00
  • e0b7b339e0 make dasm_State a static variable Dillon Beliveau 2021-01-16 02:27:35 -05:00
  • fa6b352231 use %lX instead of X where appropriate Dillon Beliveau 2021-01-16 02:05:08 -05:00
  • 12f4c0d546 quiet down a GCC bitfield warning Dillon Beliveau 2021-01-16 02:04:03 -05:00
  • 68c6991eb2 kirby to game db Dillon Beliveau 2021-01-16 01:47:22 -05:00
  • e354bfbb6c don't emit tons of PC advancing code. only works on clang so far Dillon Beliveau 2021-01-16 00:42:39 -05:00
  • b961e1dc7f flush PC before branches Dillon Beliveau 2021-01-15 20:49:56 -05:00
  • 62fc0554a5 flush prev pc before exceptions Dillon Beliveau 2021-01-15 20:48:05 -05:00
  • 3085fc8d41 PC is 64 bit now Dillon Beliveau 2021-01-15 20:47:16 -05:00
  • 577d210059 faster slti/sltiu Dillon Beliveau 2021-01-15 20:00:36 -05:00
  • eded67b2f5 remove unnecessary emitted code Dillon Beliveau 2021-01-14 17:34:23 -05:00