Emulation/mupen64plus-core
1
0
Fork 0
mirror of https://github.com/mupen64plus/mupen64plus-core.git synced 2025-04-02 10:21:45 -04:00
Code Issues Projects Releases Packages Wiki Activity
2672 commits 3 branches 13 tags 16 MiB
Commit graph

2672 commits

This branch
This branch
All branches
Author SHA1 Message Date
Gillou68310
a6d04900ae Fix https://github.com/mupen64plus/mupen64plus-core/issues/886 2021-07-19 14:36:42 +02:00
Richard Goedeken
c44352d72d
Merge pull request #884 from Gillou68310/nba 
Fix https://github.com/mupen64plus/mupen64plus-core/issues/883
 2021-07-10 20:02:48 -07:00
Gillou68310
c72fb840ae Fix https://github.com/mupen64plus/mupen64plus-core/issues/883 2021-07-10 15:03:55 +02:00
Logan
fa52c72c86 Fix for compiler warning 2021-07-09 14:18:26 +02:00
Gillou68310
f8041f45da new_dynarec: Code cleanup 2021-07-08 16:49:30 +02:00
Gillou68310
862f512a5c new_dynarec: Implement missing opcodes implementation in pagespan_assemble 2021-07-08 16:49:30 +02:00
Gillou68310
ddcddbd498 new_dynarec: Deal with ROM Hacks modifying r31 in JAL's delay slot instruction 2021-07-08 16:49:30 +02:00
Gillou68310
9ab971e750 new_dynarec: Check CP0_STATUS_REG before float jump in case jump and delay slot instructions span two pages 2021-07-08 16:49:30 +02:00
Gillou68310
8f4cc2bdc9 new_dynarec: Fix register allocated twice during pass 5 2021-07-08 16:49:30 +02:00
Gillou68310
93ee1d33b4 new_dynarec: Fix floating point ops in case fcr31 register is allocated 2021-07-08 16:49:30 +02:00
Gillou68310
20edfb17e5 new_dynarec: Add interpreted fallback 2021-07-08 16:49:30 +02:00
Gillou68310
c6aade5ba0 new_dynarec: Rework load/store implementation 2021-07-08 16:49:30 +02:00
Gillou68310
119867950f new_dynarec: Reduce code duplication 2021-07-08 16:49:30 +02:00
Gillou68310
29b516457f new_dynarec: Refactor update count 2021-07-08 16:49:30 +02:00
Gillou68310
b6158f2b34 new_dynarec: Pass regstat structure to inline_readstub/writestub 2021-07-08 16:49:30 +02:00
Gillou68310
47d66c2499 new_dynarec: Save previous register mapping before BNE/BNEL 32bits optim 
If one of the source register for BNE/BNEL is r0,
the other source register is considered 32bits if the branch is not taken.

The upper part of this register is thus evicted from the register map.

This was done before the previous register map was saved,
causing the evicted register do be not written back before the branch
 2021-07-08 16:49:30 +02:00
Gillou68310
7ade2c9e97 new_dynarec: Apply Ari64's patch 15_dirty_registers_fix 2021-07-08 16:49:30 +02:00
Gillou68310
d06a3f4506 new_dynarec: Do not writeback CP0_STATUS_REG 2021-07-08 16:49:30 +02:00
Gillou68310
b5937f877a new_dynarec: Fix idle loop 2021-07-08 16:49:30 +02:00
Gillou68310
010ce6e45f new_dynarec: Fix for issue https://github.com/mupen64plus/mupen64plus-core/issues/171 2021-07-08 16:49:30 +02:00
Gillou68310
b078e3f3c4 new_dynarec: Fix https://github.com/mupen64plus/mupen64plus-core/issues/286 2021-07-08 16:49:30 +02:00
Gillou68310
78044c9947 new_dynarec: Let ADD_TO_PC update pcaddr for interpreted instructions 2021-07-08 16:49:30 +02:00
Gillou68310
a9fb2b3857 MULT use 32bits registers 2021-07-08 16:49:30 +02:00
Gillou68310
933dd3125f Fix CFC1 sign extending to 64bits register 2021-07-08 16:49:30 +02:00
Gillou68310
6e89f2ba58 Do not exit if SDL_GL_SetSwapInterval failed 2021-07-08 16:49:30 +02:00
Logan McNaughton
10d8c397d2 IS Viewer support 2021-07-08 11:18:03 +02:00
LuigiBlood
c55e48e685 Fix 64DD Write Address Check Regression 
The DMA Address check fix only worked for reads but writes did not trigger dd_update_bm, and therefore no interrupts were issued
 2021-07-07 22:57:36 +02:00
Christopher Bonhage
88b4301710 Preserve inaccurate m64p_rom_save_type symbols 2021-07-07 22:56:45 +02:00
Christopher Bonhage
70c197d2dd Revert loss of whitespace 2021-07-07 22:56:45 +02:00
Christopher Bonhage
4e2c79cf9c Revert m64p_rom_save_type reordering 2021-07-07 22:56:45 +02:00
Christopher Bonhage
05954ef5a6 Rename save types for correctness 2021-07-07 22:56:45 +02:00
Christopher Bonhage
aeda4daedb Revert byte swap on EEPROM Joybus identifiers 2021-07-07 22:56:45 +02:00
Christopher Bonhage
6d9b48ed49 Default "Unknown" save type to EEPROM 4K 2021-07-07 22:56:45 +02:00
Christopher Bonhage
bc8a64d145 Improve accuracy of PIF EEPROM status command 
Based on EEPROM test ROM run on real hardware.
 2021-07-07 22:56:45 +02:00
Christopher Bonhage
c73a86afba Fix "No EEPROM present" Joybus status response 2021-07-07 22:56:45 +02:00
Logan
4a03307f84 Fix Pokemon Puzzle League saving 2021-07-05 16:47:54 +02:00
carnivoroussociety
f95c95feb4
Turned overclock limit up to 11 
Shows improvements for games like GoldenEye 007 and Perfect Dark
Funny reference bonus
 2021-06-27 15:04:03 +10:00
carnivoroussociety
89450bf32a
Merge branch 'master' into master 2021-06-17 12:21:02 +10:00
Richard Goedeken
db56853707
Merge pull request #867 from thekovic/master 
Rearranged order of Core settings in the config file
 2021-06-16 19:04:55 -07:00
Richard Goedeken
4994a3bb06
Merge pull request #866 from loganmc10/dragon 
invalidate alternate address on write
 2021-06-16 19:03:48 -07:00
carnivoroussociety
14ac44fa0a
Set count_per_op_denom_pot limit to 8 2021-06-17 12:02:32 +10:00
Richard Goedeken
8f4a36d872
Merge pull request #863 from loganmc10/patch-17 
Get Xena (E) to boot
 2021-06-16 18:17:34 -07:00
Richard Goedeken
24cf77a0da
Merge pull request #860 from loganmc10/uni 
Support Unicode on Windows
 2021-06-16 17:37:46 -07:00
Logan
1e150c5b0a Fix address check for DD DMA Interrupt 2021-06-16 22:26:54 +02:00
Logan McNaughton
b2b30a90c3 Support Unicode on Windows 2021-06-16 07:35:12 -06:00
Logan McNaughton
dfeda1f289 Update RSP alignment code as per CEN64 2021-06-14 20:59:53 +02:00
Logan McNaughton
07590eae3c Update PI DMA alignment as per CEN64 2021-06-14 20:59:23 +02:00
thekovic
f6b03844b3 rearranged config building 2021-06-11 16:56:28 +02:00
Logan McNaughton
bcec7f511f invalidate alternate address on write 2021-06-10 22:26:25 -06:00
carnivoroussociety
63d2f6d01a
Fixed typo for no_compiled_jump length 2021-06-10 16:57:35 +10:00