mirror of
https://github.com/SimoneN64/Kaizen.git
synced 2025-04-02 10:41:53 -04:00
649 lines
16 KiB
C
649 lines
16 KiB
C
/* Capstone Disassembly Engine, https://www.capstone-engine.org */
|
|
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2022, */
|
|
/* Rot127 <unisono@quyllur.org> 2022-2024 */
|
|
/* Automatically generated file by Capstone's LLVM TableGen Disassembler Backend. */
|
|
|
|
/* LLVM-commit: <commit> */
|
|
/* LLVM-tag: <tag> */
|
|
|
|
/* Do not edit. */
|
|
|
|
/* Capstone's LLVM TableGen Backends: */
|
|
/* https://github.com/capstone-engine/llvm-capstone */
|
|
|
|
MIPS_REG_INVALID = 0,
|
|
MIPS_REG_AT = 1,
|
|
MIPS_REG_AT_NM = 2,
|
|
MIPS_REG_DSPCCOND = 3,
|
|
MIPS_REG_DSPCARRY = 4,
|
|
MIPS_REG_DSPEFI = 5,
|
|
MIPS_REG_DSPOUTFLAG = 6,
|
|
MIPS_REG_DSPPOS = 7,
|
|
MIPS_REG_DSPSCOUNT = 8,
|
|
MIPS_REG_FP = 9,
|
|
MIPS_REG_FP_NM = 10,
|
|
MIPS_REG_GP = 11,
|
|
MIPS_REG_GP_NM = 12,
|
|
MIPS_REG_MSAACCESS = 13,
|
|
MIPS_REG_MSACSR = 14,
|
|
MIPS_REG_MSAIR = 15,
|
|
MIPS_REG_MSAMAP = 16,
|
|
MIPS_REG_MSAMODIFY = 17,
|
|
MIPS_REG_MSAREQUEST = 18,
|
|
MIPS_REG_MSASAVE = 19,
|
|
MIPS_REG_MSAUNMAP = 20,
|
|
MIPS_REG_PC = 21,
|
|
MIPS_REG_RA = 22,
|
|
MIPS_REG_RA_NM = 23,
|
|
MIPS_REG_SP = 24,
|
|
MIPS_REG_SP_NM = 25,
|
|
MIPS_REG_ZERO = 26,
|
|
MIPS_REG_ZERO_NM = 27,
|
|
MIPS_REG_A0 = 28,
|
|
MIPS_REG_A1 = 29,
|
|
MIPS_REG_A2 = 30,
|
|
MIPS_REG_A3 = 31,
|
|
MIPS_REG_AC0 = 32,
|
|
MIPS_REG_AC1 = 33,
|
|
MIPS_REG_AC2 = 34,
|
|
MIPS_REG_AC3 = 35,
|
|
MIPS_REG_AT_64 = 36,
|
|
MIPS_REG_COP00 = 37,
|
|
MIPS_REG_COP01 = 38,
|
|
MIPS_REG_COP02 = 39,
|
|
MIPS_REG_COP03 = 40,
|
|
MIPS_REG_COP04 = 41,
|
|
MIPS_REG_COP05 = 42,
|
|
MIPS_REG_COP06 = 43,
|
|
MIPS_REG_COP07 = 44,
|
|
MIPS_REG_COP08 = 45,
|
|
MIPS_REG_COP09 = 46,
|
|
MIPS_REG_COP20 = 47,
|
|
MIPS_REG_COP21 = 48,
|
|
MIPS_REG_COP22 = 49,
|
|
MIPS_REG_COP23 = 50,
|
|
MIPS_REG_COP24 = 51,
|
|
MIPS_REG_COP25 = 52,
|
|
MIPS_REG_COP26 = 53,
|
|
MIPS_REG_COP27 = 54,
|
|
MIPS_REG_COP28 = 55,
|
|
MIPS_REG_COP29 = 56,
|
|
MIPS_REG_COP30 = 57,
|
|
MIPS_REG_COP31 = 58,
|
|
MIPS_REG_COP32 = 59,
|
|
MIPS_REG_COP33 = 60,
|
|
MIPS_REG_COP34 = 61,
|
|
MIPS_REG_COP35 = 62,
|
|
MIPS_REG_COP36 = 63,
|
|
MIPS_REG_COP37 = 64,
|
|
MIPS_REG_COP38 = 65,
|
|
MIPS_REG_COP39 = 66,
|
|
MIPS_REG_COP010 = 67,
|
|
MIPS_REG_COP011 = 68,
|
|
MIPS_REG_COP012 = 69,
|
|
MIPS_REG_COP013 = 70,
|
|
MIPS_REG_COP014 = 71,
|
|
MIPS_REG_COP015 = 72,
|
|
MIPS_REG_COP016 = 73,
|
|
MIPS_REG_COP017 = 74,
|
|
MIPS_REG_COP018 = 75,
|
|
MIPS_REG_COP019 = 76,
|
|
MIPS_REG_COP020 = 77,
|
|
MIPS_REG_COP021 = 78,
|
|
MIPS_REG_COP022 = 79,
|
|
MIPS_REG_COP023 = 80,
|
|
MIPS_REG_COP024 = 81,
|
|
MIPS_REG_COP025 = 82,
|
|
MIPS_REG_COP026 = 83,
|
|
MIPS_REG_COP027 = 84,
|
|
MIPS_REG_COP028 = 85,
|
|
MIPS_REG_COP029 = 86,
|
|
MIPS_REG_COP030 = 87,
|
|
MIPS_REG_COP031 = 88,
|
|
MIPS_REG_COP210 = 89,
|
|
MIPS_REG_COP211 = 90,
|
|
MIPS_REG_COP212 = 91,
|
|
MIPS_REG_COP213 = 92,
|
|
MIPS_REG_COP214 = 93,
|
|
MIPS_REG_COP215 = 94,
|
|
MIPS_REG_COP216 = 95,
|
|
MIPS_REG_COP217 = 96,
|
|
MIPS_REG_COP218 = 97,
|
|
MIPS_REG_COP219 = 98,
|
|
MIPS_REG_COP220 = 99,
|
|
MIPS_REG_COP221 = 100,
|
|
MIPS_REG_COP222 = 101,
|
|
MIPS_REG_COP223 = 102,
|
|
MIPS_REG_COP224 = 103,
|
|
MIPS_REG_COP225 = 104,
|
|
MIPS_REG_COP226 = 105,
|
|
MIPS_REG_COP227 = 106,
|
|
MIPS_REG_COP228 = 107,
|
|
MIPS_REG_COP229 = 108,
|
|
MIPS_REG_COP230 = 109,
|
|
MIPS_REG_COP231 = 110,
|
|
MIPS_REG_COP310 = 111,
|
|
MIPS_REG_COP311 = 112,
|
|
MIPS_REG_COP312 = 113,
|
|
MIPS_REG_COP313 = 114,
|
|
MIPS_REG_COP314 = 115,
|
|
MIPS_REG_COP315 = 116,
|
|
MIPS_REG_COP316 = 117,
|
|
MIPS_REG_COP317 = 118,
|
|
MIPS_REG_COP318 = 119,
|
|
MIPS_REG_COP319 = 120,
|
|
MIPS_REG_COP320 = 121,
|
|
MIPS_REG_COP321 = 122,
|
|
MIPS_REG_COP322 = 123,
|
|
MIPS_REG_COP323 = 124,
|
|
MIPS_REG_COP324 = 125,
|
|
MIPS_REG_COP325 = 126,
|
|
MIPS_REG_COP326 = 127,
|
|
MIPS_REG_COP327 = 128,
|
|
MIPS_REG_COP328 = 129,
|
|
MIPS_REG_COP329 = 130,
|
|
MIPS_REG_COP330 = 131,
|
|
MIPS_REG_COP331 = 132,
|
|
MIPS_REG_D0 = 133,
|
|
MIPS_REG_D1 = 134,
|
|
MIPS_REG_D2 = 135,
|
|
MIPS_REG_D3 = 136,
|
|
MIPS_REG_D4 = 137,
|
|
MIPS_REG_D5 = 138,
|
|
MIPS_REG_D6 = 139,
|
|
MIPS_REG_D7 = 140,
|
|
MIPS_REG_D8 = 141,
|
|
MIPS_REG_D9 = 142,
|
|
MIPS_REG_D10 = 143,
|
|
MIPS_REG_D11 = 144,
|
|
MIPS_REG_D12 = 145,
|
|
MIPS_REG_D13 = 146,
|
|
MIPS_REG_D14 = 147,
|
|
MIPS_REG_D15 = 148,
|
|
MIPS_REG_DSPOUTFLAG20 = 149,
|
|
MIPS_REG_DSPOUTFLAG21 = 150,
|
|
MIPS_REG_DSPOUTFLAG22 = 151,
|
|
MIPS_REG_DSPOUTFLAG23 = 152,
|
|
MIPS_REG_F0 = 153,
|
|
MIPS_REG_F1 = 154,
|
|
MIPS_REG_F2 = 155,
|
|
MIPS_REG_F3 = 156,
|
|
MIPS_REG_F4 = 157,
|
|
MIPS_REG_F5 = 158,
|
|
MIPS_REG_F6 = 159,
|
|
MIPS_REG_F7 = 160,
|
|
MIPS_REG_F8 = 161,
|
|
MIPS_REG_F9 = 162,
|
|
MIPS_REG_F10 = 163,
|
|
MIPS_REG_F11 = 164,
|
|
MIPS_REG_F12 = 165,
|
|
MIPS_REG_F13 = 166,
|
|
MIPS_REG_F14 = 167,
|
|
MIPS_REG_F15 = 168,
|
|
MIPS_REG_F16 = 169,
|
|
MIPS_REG_F17 = 170,
|
|
MIPS_REG_F18 = 171,
|
|
MIPS_REG_F19 = 172,
|
|
MIPS_REG_F20 = 173,
|
|
MIPS_REG_F21 = 174,
|
|
MIPS_REG_F22 = 175,
|
|
MIPS_REG_F23 = 176,
|
|
MIPS_REG_F24 = 177,
|
|
MIPS_REG_F25 = 178,
|
|
MIPS_REG_F26 = 179,
|
|
MIPS_REG_F27 = 180,
|
|
MIPS_REG_F28 = 181,
|
|
MIPS_REG_F29 = 182,
|
|
MIPS_REG_F30 = 183,
|
|
MIPS_REG_F31 = 184,
|
|
MIPS_REG_FCC0 = 185,
|
|
MIPS_REG_FCC1 = 186,
|
|
MIPS_REG_FCC2 = 187,
|
|
MIPS_REG_FCC3 = 188,
|
|
MIPS_REG_FCC4 = 189,
|
|
MIPS_REG_FCC5 = 190,
|
|
MIPS_REG_FCC6 = 191,
|
|
MIPS_REG_FCC7 = 192,
|
|
MIPS_REG_FCR0 = 193,
|
|
MIPS_REG_FCR1 = 194,
|
|
MIPS_REG_FCR2 = 195,
|
|
MIPS_REG_FCR3 = 196,
|
|
MIPS_REG_FCR4 = 197,
|
|
MIPS_REG_FCR5 = 198,
|
|
MIPS_REG_FCR6 = 199,
|
|
MIPS_REG_FCR7 = 200,
|
|
MIPS_REG_FCR8 = 201,
|
|
MIPS_REG_FCR9 = 202,
|
|
MIPS_REG_FCR10 = 203,
|
|
MIPS_REG_FCR11 = 204,
|
|
MIPS_REG_FCR12 = 205,
|
|
MIPS_REG_FCR13 = 206,
|
|
MIPS_REG_FCR14 = 207,
|
|
MIPS_REG_FCR15 = 208,
|
|
MIPS_REG_FCR16 = 209,
|
|
MIPS_REG_FCR17 = 210,
|
|
MIPS_REG_FCR18 = 211,
|
|
MIPS_REG_FCR19 = 212,
|
|
MIPS_REG_FCR20 = 213,
|
|
MIPS_REG_FCR21 = 214,
|
|
MIPS_REG_FCR22 = 215,
|
|
MIPS_REG_FCR23 = 216,
|
|
MIPS_REG_FCR24 = 217,
|
|
MIPS_REG_FCR25 = 218,
|
|
MIPS_REG_FCR26 = 219,
|
|
MIPS_REG_FCR27 = 220,
|
|
MIPS_REG_FCR28 = 221,
|
|
MIPS_REG_FCR29 = 222,
|
|
MIPS_REG_FCR30 = 223,
|
|
MIPS_REG_FCR31 = 224,
|
|
MIPS_REG_FP_64 = 225,
|
|
MIPS_REG_F_HI0 = 226,
|
|
MIPS_REG_F_HI1 = 227,
|
|
MIPS_REG_F_HI2 = 228,
|
|
MIPS_REG_F_HI3 = 229,
|
|
MIPS_REG_F_HI4 = 230,
|
|
MIPS_REG_F_HI5 = 231,
|
|
MIPS_REG_F_HI6 = 232,
|
|
MIPS_REG_F_HI7 = 233,
|
|
MIPS_REG_F_HI8 = 234,
|
|
MIPS_REG_F_HI9 = 235,
|
|
MIPS_REG_F_HI10 = 236,
|
|
MIPS_REG_F_HI11 = 237,
|
|
MIPS_REG_F_HI12 = 238,
|
|
MIPS_REG_F_HI13 = 239,
|
|
MIPS_REG_F_HI14 = 240,
|
|
MIPS_REG_F_HI15 = 241,
|
|
MIPS_REG_F_HI16 = 242,
|
|
MIPS_REG_F_HI17 = 243,
|
|
MIPS_REG_F_HI18 = 244,
|
|
MIPS_REG_F_HI19 = 245,
|
|
MIPS_REG_F_HI20 = 246,
|
|
MIPS_REG_F_HI21 = 247,
|
|
MIPS_REG_F_HI22 = 248,
|
|
MIPS_REG_F_HI23 = 249,
|
|
MIPS_REG_F_HI24 = 250,
|
|
MIPS_REG_F_HI25 = 251,
|
|
MIPS_REG_F_HI26 = 252,
|
|
MIPS_REG_F_HI27 = 253,
|
|
MIPS_REG_F_HI28 = 254,
|
|
MIPS_REG_F_HI29 = 255,
|
|
MIPS_REG_F_HI30 = 256,
|
|
MIPS_REG_F_HI31 = 257,
|
|
MIPS_REG_GP_64 = 258,
|
|
MIPS_REG_HI0 = 259,
|
|
MIPS_REG_HI1 = 260,
|
|
MIPS_REG_HI2 = 261,
|
|
MIPS_REG_HI3 = 262,
|
|
MIPS_REG_HWR0 = 263,
|
|
MIPS_REG_HWR1 = 264,
|
|
MIPS_REG_HWR2 = 265,
|
|
MIPS_REG_HWR3 = 266,
|
|
MIPS_REG_HWR4 = 267,
|
|
MIPS_REG_HWR5 = 268,
|
|
MIPS_REG_HWR6 = 269,
|
|
MIPS_REG_HWR7 = 270,
|
|
MIPS_REG_HWR8 = 271,
|
|
MIPS_REG_HWR9 = 272,
|
|
MIPS_REG_HWR10 = 273,
|
|
MIPS_REG_HWR11 = 274,
|
|
MIPS_REG_HWR12 = 275,
|
|
MIPS_REG_HWR13 = 276,
|
|
MIPS_REG_HWR14 = 277,
|
|
MIPS_REG_HWR15 = 278,
|
|
MIPS_REG_HWR16 = 279,
|
|
MIPS_REG_HWR17 = 280,
|
|
MIPS_REG_HWR18 = 281,
|
|
MIPS_REG_HWR19 = 282,
|
|
MIPS_REG_HWR20 = 283,
|
|
MIPS_REG_HWR21 = 284,
|
|
MIPS_REG_HWR22 = 285,
|
|
MIPS_REG_HWR23 = 286,
|
|
MIPS_REG_HWR24 = 287,
|
|
MIPS_REG_HWR25 = 288,
|
|
MIPS_REG_HWR26 = 289,
|
|
MIPS_REG_HWR27 = 290,
|
|
MIPS_REG_HWR28 = 291,
|
|
MIPS_REG_HWR29 = 292,
|
|
MIPS_REG_HWR30 = 293,
|
|
MIPS_REG_HWR31 = 294,
|
|
MIPS_REG_K0 = 295,
|
|
MIPS_REG_K1 = 296,
|
|
MIPS_REG_LO0 = 297,
|
|
MIPS_REG_LO1 = 298,
|
|
MIPS_REG_LO2 = 299,
|
|
MIPS_REG_LO3 = 300,
|
|
MIPS_REG_MPL0 = 301,
|
|
MIPS_REG_MPL1 = 302,
|
|
MIPS_REG_MPL2 = 303,
|
|
MIPS_REG_MSA8 = 304,
|
|
MIPS_REG_MSA9 = 305,
|
|
MIPS_REG_MSA10 = 306,
|
|
MIPS_REG_MSA11 = 307,
|
|
MIPS_REG_MSA12 = 308,
|
|
MIPS_REG_MSA13 = 309,
|
|
MIPS_REG_MSA14 = 310,
|
|
MIPS_REG_MSA15 = 311,
|
|
MIPS_REG_MSA16 = 312,
|
|
MIPS_REG_MSA17 = 313,
|
|
MIPS_REG_MSA18 = 314,
|
|
MIPS_REG_MSA19 = 315,
|
|
MIPS_REG_MSA20 = 316,
|
|
MIPS_REG_MSA21 = 317,
|
|
MIPS_REG_MSA22 = 318,
|
|
MIPS_REG_MSA23 = 319,
|
|
MIPS_REG_MSA24 = 320,
|
|
MIPS_REG_MSA25 = 321,
|
|
MIPS_REG_MSA26 = 322,
|
|
MIPS_REG_MSA27 = 323,
|
|
MIPS_REG_MSA28 = 324,
|
|
MIPS_REG_MSA29 = 325,
|
|
MIPS_REG_MSA30 = 326,
|
|
MIPS_REG_MSA31 = 327,
|
|
MIPS_REG_P0 = 328,
|
|
MIPS_REG_P1 = 329,
|
|
MIPS_REG_P2 = 330,
|
|
MIPS_REG_RA_64 = 331,
|
|
MIPS_REG_S0 = 332,
|
|
MIPS_REG_S1 = 333,
|
|
MIPS_REG_S2 = 334,
|
|
MIPS_REG_S3 = 335,
|
|
MIPS_REG_S4 = 336,
|
|
MIPS_REG_S5 = 337,
|
|
MIPS_REG_S6 = 338,
|
|
MIPS_REG_S7 = 339,
|
|
MIPS_REG_SP_64 = 340,
|
|
MIPS_REG_T0 = 341,
|
|
MIPS_REG_T1 = 342,
|
|
MIPS_REG_T2 = 343,
|
|
MIPS_REG_T3 = 344,
|
|
MIPS_REG_T4 = 345,
|
|
MIPS_REG_T5 = 346,
|
|
MIPS_REG_T6 = 347,
|
|
MIPS_REG_T7 = 348,
|
|
MIPS_REG_T8 = 349,
|
|
MIPS_REG_T9 = 350,
|
|
MIPS_REG_V0 = 351,
|
|
MIPS_REG_V1 = 352,
|
|
MIPS_REG_W0 = 353,
|
|
MIPS_REG_W1 = 354,
|
|
MIPS_REG_W2 = 355,
|
|
MIPS_REG_W3 = 356,
|
|
MIPS_REG_W4 = 357,
|
|
MIPS_REG_W5 = 358,
|
|
MIPS_REG_W6 = 359,
|
|
MIPS_REG_W7 = 360,
|
|
MIPS_REG_W8 = 361,
|
|
MIPS_REG_W9 = 362,
|
|
MIPS_REG_W10 = 363,
|
|
MIPS_REG_W11 = 364,
|
|
MIPS_REG_W12 = 365,
|
|
MIPS_REG_W13 = 366,
|
|
MIPS_REG_W14 = 367,
|
|
MIPS_REG_W15 = 368,
|
|
MIPS_REG_W16 = 369,
|
|
MIPS_REG_W17 = 370,
|
|
MIPS_REG_W18 = 371,
|
|
MIPS_REG_W19 = 372,
|
|
MIPS_REG_W20 = 373,
|
|
MIPS_REG_W21 = 374,
|
|
MIPS_REG_W22 = 375,
|
|
MIPS_REG_W23 = 376,
|
|
MIPS_REG_W24 = 377,
|
|
MIPS_REG_W25 = 378,
|
|
MIPS_REG_W26 = 379,
|
|
MIPS_REG_W27 = 380,
|
|
MIPS_REG_W28 = 381,
|
|
MIPS_REG_W29 = 382,
|
|
MIPS_REG_W30 = 383,
|
|
MIPS_REG_W31 = 384,
|
|
MIPS_REG_ZERO_64 = 385,
|
|
MIPS_REG_A0_NM = 386,
|
|
MIPS_REG_A1_NM = 387,
|
|
MIPS_REG_A2_NM = 388,
|
|
MIPS_REG_A3_NM = 389,
|
|
MIPS_REG_A4_NM = 390,
|
|
MIPS_REG_A5_NM = 391,
|
|
MIPS_REG_A6_NM = 392,
|
|
MIPS_REG_A7_NM = 393,
|
|
MIPS_REG_COP0SEL_BADINST = 394,
|
|
MIPS_REG_COP0SEL_BADINSTRP = 395,
|
|
MIPS_REG_COP0SEL_BADINSTRX = 396,
|
|
MIPS_REG_COP0SEL_BADVADDR = 397,
|
|
MIPS_REG_COP0SEL_BEVVA = 398,
|
|
MIPS_REG_COP0SEL_CACHEERR = 399,
|
|
MIPS_REG_COP0SEL_CAUSE = 400,
|
|
MIPS_REG_COP0SEL_CDMMBASE = 401,
|
|
MIPS_REG_COP0SEL_CMGCRBASE = 402,
|
|
MIPS_REG_COP0SEL_COMPARE = 403,
|
|
MIPS_REG_COP0SEL_CONFIG = 404,
|
|
MIPS_REG_COP0SEL_CONTEXT = 405,
|
|
MIPS_REG_COP0SEL_CONTEXTCONFIG = 406,
|
|
MIPS_REG_COP0SEL_COUNT = 407,
|
|
MIPS_REG_COP0SEL_DDATAHI = 408,
|
|
MIPS_REG_COP0SEL_DDATALO = 409,
|
|
MIPS_REG_COP0SEL_DEBUG = 410,
|
|
MIPS_REG_COP0SEL_DEBUGCONTEXTID = 411,
|
|
MIPS_REG_COP0SEL_DEPC = 412,
|
|
MIPS_REG_COP0SEL_DESAVE = 413,
|
|
MIPS_REG_COP0SEL_DTAGHI = 414,
|
|
MIPS_REG_COP0SEL_DTAGLO = 415,
|
|
MIPS_REG_COP0SEL_EBASE = 416,
|
|
MIPS_REG_COP0SEL_ENTRYHI = 417,
|
|
MIPS_REG_COP0SEL_EPC = 418,
|
|
MIPS_REG_COP0SEL_ERRCTL = 419,
|
|
MIPS_REG_COP0SEL_ERROREPC = 420,
|
|
MIPS_REG_COP0SEL_GLOBALNUMBER = 421,
|
|
MIPS_REG_COP0SEL_GTOFFSET = 422,
|
|
MIPS_REG_COP0SEL_HWRENA = 423,
|
|
MIPS_REG_COP0SEL_IDATAHI = 424,
|
|
MIPS_REG_COP0SEL_IDATALO = 425,
|
|
MIPS_REG_COP0SEL_INDEX = 426,
|
|
MIPS_REG_COP0SEL_INTCTL = 427,
|
|
MIPS_REG_COP0SEL_ITAGHI = 428,
|
|
MIPS_REG_COP0SEL_ITAGLO = 429,
|
|
MIPS_REG_COP0SEL_LLADDR = 430,
|
|
MIPS_REG_COP0SEL_MAAR = 431,
|
|
MIPS_REG_COP0SEL_MAARI = 432,
|
|
MIPS_REG_COP0SEL_MEMORYMAPID = 433,
|
|
MIPS_REG_COP0SEL_MVPCONTROL = 434,
|
|
MIPS_REG_COP0SEL_NESTEDEPC = 435,
|
|
MIPS_REG_COP0SEL_NESTEDEXC = 436,
|
|
MIPS_REG_COP0SEL_PAGEGRAIN = 437,
|
|
MIPS_REG_COP0SEL_PAGEMASK = 438,
|
|
MIPS_REG_COP0SEL_PRID = 439,
|
|
MIPS_REG_COP0SEL_PWBASE = 440,
|
|
MIPS_REG_COP0SEL_PWCTL = 441,
|
|
MIPS_REG_COP0SEL_PWFIELD = 442,
|
|
MIPS_REG_COP0SEL_PWSIZE = 443,
|
|
MIPS_REG_COP0SEL_RANDOM = 444,
|
|
MIPS_REG_COP0SEL_SRSCTL = 445,
|
|
MIPS_REG_COP0SEL_SRSMAP = 446,
|
|
MIPS_REG_COP0SEL_STATUS = 447,
|
|
MIPS_REG_COP0SEL_TCBIND = 448,
|
|
MIPS_REG_COP0SEL_TCCONTEXT = 449,
|
|
MIPS_REG_COP0SEL_TCHALT = 450,
|
|
MIPS_REG_COP0SEL_TCOPT = 451,
|
|
MIPS_REG_COP0SEL_TCRESTART = 452,
|
|
MIPS_REG_COP0SEL_TCSCHEDULE = 453,
|
|
MIPS_REG_COP0SEL_TCSCHEFBACK = 454,
|
|
MIPS_REG_COP0SEL_TCSTATUS = 455,
|
|
MIPS_REG_COP0SEL_TRACECONTROL = 456,
|
|
MIPS_REG_COP0SEL_TRACEDBPC = 457,
|
|
MIPS_REG_COP0SEL_TRACEIBPC = 458,
|
|
MIPS_REG_COP0SEL_USERLOCAL = 459,
|
|
MIPS_REG_COP0SEL_VIEW_IPL = 460,
|
|
MIPS_REG_COP0SEL_VIEW_RIPL = 461,
|
|
MIPS_REG_COP0SEL_VPCONTROL = 462,
|
|
MIPS_REG_COP0SEL_VPECONTROL = 463,
|
|
MIPS_REG_COP0SEL_VPEOPT = 464,
|
|
MIPS_REG_COP0SEL_VPESCHEDULE = 465,
|
|
MIPS_REG_COP0SEL_VPESCHEFBACK = 466,
|
|
MIPS_REG_COP0SEL_WIRED = 467,
|
|
MIPS_REG_COP0SEL_XCONTEXT = 468,
|
|
MIPS_REG_COP0SEL_XCONTEXTCONFIG = 469,
|
|
MIPS_REG_COP0SEL_YQMASK = 470,
|
|
MIPS_REG_K0_NM = 471,
|
|
MIPS_REG_K1_NM = 472,
|
|
MIPS_REG_S0_NM = 473,
|
|
MIPS_REG_S1_NM = 474,
|
|
MIPS_REG_S2_NM = 475,
|
|
MIPS_REG_S3_NM = 476,
|
|
MIPS_REG_S4_NM = 477,
|
|
MIPS_REG_S5_NM = 478,
|
|
MIPS_REG_S6_NM = 479,
|
|
MIPS_REG_S7_NM = 480,
|
|
MIPS_REG_T0_NM = 481,
|
|
MIPS_REG_T1_NM = 482,
|
|
MIPS_REG_T2_NM = 483,
|
|
MIPS_REG_T3_NM = 484,
|
|
MIPS_REG_T4_NM = 485,
|
|
MIPS_REG_T5_NM = 486,
|
|
MIPS_REG_T8_NM = 487,
|
|
MIPS_REG_T9_NM = 488,
|
|
MIPS_REG_A0_64 = 489,
|
|
MIPS_REG_A1_64 = 490,
|
|
MIPS_REG_A2_64 = 491,
|
|
MIPS_REG_A3_64 = 492,
|
|
MIPS_REG_AC0_64 = 493,
|
|
MIPS_REG_COP0SEL_CONFIG1 = 494,
|
|
MIPS_REG_COP0SEL_CONFIG2 = 495,
|
|
MIPS_REG_COP0SEL_CONFIG3 = 496,
|
|
MIPS_REG_COP0SEL_CONFIG4 = 497,
|
|
MIPS_REG_COP0SEL_CONFIG5 = 498,
|
|
MIPS_REG_COP0SEL_DEBUG2 = 499,
|
|
MIPS_REG_COP0SEL_ENTRYLO0 = 500,
|
|
MIPS_REG_COP0SEL_ENTRYLO1 = 501,
|
|
MIPS_REG_COP0SEL_GUESTCTL0 = 502,
|
|
MIPS_REG_COP0SEL_GUESTCTL1 = 503,
|
|
MIPS_REG_COP0SEL_GUESTCTL2 = 504,
|
|
MIPS_REG_COP0SEL_GUESTCTL3 = 505,
|
|
MIPS_REG_COP0SEL_KSCRATCH1 = 506,
|
|
MIPS_REG_COP0SEL_KSCRATCH2 = 507,
|
|
MIPS_REG_COP0SEL_KSCRATCH3 = 508,
|
|
MIPS_REG_COP0SEL_KSCRATCH4 = 509,
|
|
MIPS_REG_COP0SEL_KSCRATCH5 = 510,
|
|
MIPS_REG_COP0SEL_KSCRATCH6 = 511,
|
|
MIPS_REG_COP0SEL_MVPCONF0 = 512,
|
|
MIPS_REG_COP0SEL_MVPCONF1 = 513,
|
|
MIPS_REG_COP0SEL_PERFCNT0 = 514,
|
|
MIPS_REG_COP0SEL_PERFCNT1 = 515,
|
|
MIPS_REG_COP0SEL_PERFCNT2 = 516,
|
|
MIPS_REG_COP0SEL_PERFCNT3 = 517,
|
|
MIPS_REG_COP0SEL_PERFCNT4 = 518,
|
|
MIPS_REG_COP0SEL_PERFCNT5 = 519,
|
|
MIPS_REG_COP0SEL_PERFCNT6 = 520,
|
|
MIPS_REG_COP0SEL_PERFCNT7 = 521,
|
|
MIPS_REG_COP0SEL_PERFCTL0 = 522,
|
|
MIPS_REG_COP0SEL_PERFCTL1 = 523,
|
|
MIPS_REG_COP0SEL_PERFCTL2 = 524,
|
|
MIPS_REG_COP0SEL_PERFCTL3 = 525,
|
|
MIPS_REG_COP0SEL_PERFCTL4 = 526,
|
|
MIPS_REG_COP0SEL_PERFCTL5 = 527,
|
|
MIPS_REG_COP0SEL_PERFCTL6 = 528,
|
|
MIPS_REG_COP0SEL_PERFCTL7 = 529,
|
|
MIPS_REG_COP0SEL_SEGCTL0 = 530,
|
|
MIPS_REG_COP0SEL_SEGCTL1 = 531,
|
|
MIPS_REG_COP0SEL_SEGCTL2 = 532,
|
|
MIPS_REG_COP0SEL_SRSCONF0 = 533,
|
|
MIPS_REG_COP0SEL_SRSCONF1 = 534,
|
|
MIPS_REG_COP0SEL_SRSCONF2 = 535,
|
|
MIPS_REG_COP0SEL_SRSCONF3 = 536,
|
|
MIPS_REG_COP0SEL_SRSCONF4 = 537,
|
|
MIPS_REG_COP0SEL_SRSMAP2 = 538,
|
|
MIPS_REG_COP0SEL_TRACECONTROL2 = 539,
|
|
MIPS_REG_COP0SEL_TRACECONTROL3 = 540,
|
|
MIPS_REG_COP0SEL_USERTRACEDATA1 = 541,
|
|
MIPS_REG_COP0SEL_USERTRACEDATA2 = 542,
|
|
MIPS_REG_COP0SEL_VPECONF0 = 543,
|
|
MIPS_REG_COP0SEL_VPECONF1 = 544,
|
|
MIPS_REG_COP0SEL_WATCHHI0 = 545,
|
|
MIPS_REG_COP0SEL_WATCHHI1 = 546,
|
|
MIPS_REG_COP0SEL_WATCHHI2 = 547,
|
|
MIPS_REG_COP0SEL_WATCHHI3 = 548,
|
|
MIPS_REG_COP0SEL_WATCHHI4 = 549,
|
|
MIPS_REG_COP0SEL_WATCHHI5 = 550,
|
|
MIPS_REG_COP0SEL_WATCHHI6 = 551,
|
|
MIPS_REG_COP0SEL_WATCHHI7 = 552,
|
|
MIPS_REG_COP0SEL_WATCHHI8 = 553,
|
|
MIPS_REG_COP0SEL_WATCHHI9 = 554,
|
|
MIPS_REG_COP0SEL_WATCHHI10 = 555,
|
|
MIPS_REG_COP0SEL_WATCHHI11 = 556,
|
|
MIPS_REG_COP0SEL_WATCHHI12 = 557,
|
|
MIPS_REG_COP0SEL_WATCHHI13 = 558,
|
|
MIPS_REG_COP0SEL_WATCHHI14 = 559,
|
|
MIPS_REG_COP0SEL_WATCHHI15 = 560,
|
|
MIPS_REG_COP0SEL_WATCHLO0 = 561,
|
|
MIPS_REG_COP0SEL_WATCHLO1 = 562,
|
|
MIPS_REG_COP0SEL_WATCHLO2 = 563,
|
|
MIPS_REG_COP0SEL_WATCHLO3 = 564,
|
|
MIPS_REG_COP0SEL_WATCHLO4 = 565,
|
|
MIPS_REG_COP0SEL_WATCHLO5 = 566,
|
|
MIPS_REG_COP0SEL_WATCHLO6 = 567,
|
|
MIPS_REG_COP0SEL_WATCHLO7 = 568,
|
|
MIPS_REG_COP0SEL_WATCHLO8 = 569,
|
|
MIPS_REG_COP0SEL_WATCHLO9 = 570,
|
|
MIPS_REG_COP0SEL_WATCHLO10 = 571,
|
|
MIPS_REG_COP0SEL_WATCHLO11 = 572,
|
|
MIPS_REG_COP0SEL_WATCHLO12 = 573,
|
|
MIPS_REG_COP0SEL_WATCHLO13 = 574,
|
|
MIPS_REG_COP0SEL_WATCHLO14 = 575,
|
|
MIPS_REG_COP0SEL_WATCHLO15 = 576,
|
|
MIPS_REG_D0_64 = 577,
|
|
MIPS_REG_D1_64 = 578,
|
|
MIPS_REG_D2_64 = 579,
|
|
MIPS_REG_D3_64 = 580,
|
|
MIPS_REG_D4_64 = 581,
|
|
MIPS_REG_D5_64 = 582,
|
|
MIPS_REG_D6_64 = 583,
|
|
MIPS_REG_D7_64 = 584,
|
|
MIPS_REG_D8_64 = 585,
|
|
MIPS_REG_D9_64 = 586,
|
|
MIPS_REG_D10_64 = 587,
|
|
MIPS_REG_D11_64 = 588,
|
|
MIPS_REG_D12_64 = 589,
|
|
MIPS_REG_D13_64 = 590,
|
|
MIPS_REG_D14_64 = 591,
|
|
MIPS_REG_D15_64 = 592,
|
|
MIPS_REG_D16_64 = 593,
|
|
MIPS_REG_D17_64 = 594,
|
|
MIPS_REG_D18_64 = 595,
|
|
MIPS_REG_D19_64 = 596,
|
|
MIPS_REG_D20_64 = 597,
|
|
MIPS_REG_D21_64 = 598,
|
|
MIPS_REG_D22_64 = 599,
|
|
MIPS_REG_D23_64 = 600,
|
|
MIPS_REG_D24_64 = 601,
|
|
MIPS_REG_D25_64 = 602,
|
|
MIPS_REG_D26_64 = 603,
|
|
MIPS_REG_D27_64 = 604,
|
|
MIPS_REG_D28_64 = 605,
|
|
MIPS_REG_D29_64 = 606,
|
|
MIPS_REG_D30_64 = 607,
|
|
MIPS_REG_D31_64 = 608,
|
|
MIPS_REG_DSPOUTFLAG16_19 = 609,
|
|
MIPS_REG_HI0_64 = 610,
|
|
MIPS_REG_K0_64 = 611,
|
|
MIPS_REG_K1_64 = 612,
|
|
MIPS_REG_LO0_64 = 613,
|
|
MIPS_REG_S0_64 = 614,
|
|
MIPS_REG_S1_64 = 615,
|
|
MIPS_REG_S2_64 = 616,
|
|
MIPS_REG_S3_64 = 617,
|
|
MIPS_REG_S4_64 = 618,
|
|
MIPS_REG_S5_64 = 619,
|
|
MIPS_REG_S6_64 = 620,
|
|
MIPS_REG_S7_64 = 621,
|
|
MIPS_REG_T0_64 = 622,
|
|
MIPS_REG_T1_64 = 623,
|
|
MIPS_REG_T2_64 = 624,
|
|
MIPS_REG_T3_64 = 625,
|
|
MIPS_REG_T4_64 = 626,
|
|
MIPS_REG_T5_64 = 627,
|
|
MIPS_REG_T6_64 = 628,
|
|
MIPS_REG_T7_64 = 629,
|
|
MIPS_REG_T8_64 = 630,
|
|
MIPS_REG_T9_64 = 631,
|
|
MIPS_REG_V0_64 = 632,
|
|
MIPS_REG_V1_64 = 633,
|
|
MIPS_REG_COP0SEL_GUESTCTL0EXT = 634,
|
|
MIPS_REG_ENDING, // 635
|