mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
The name is derived directly from the device path. Change-Id: If2053d14f0e38a5ee0159b47a66d45ff3dff649a Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/1471 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de> Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Reviewed-by: Anton Kochkov <anton.kochkov@gmail.com>
40 lines
1.6 KiB
C
40 lines
1.6 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2010 Advanced Micro Devices, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#ifndef RS780_CHIP_H
|
|
#define RS780_CHIP_H
|
|
|
|
/* Member variables are defined in devicetree.cb. */
|
|
struct southbridge_amd_rs780_config
|
|
{
|
|
u8 gppsb_configuration; /* The configuration of General Purpose Port, A/B/C/D/E. */
|
|
u8 gpp_configuration; /* The configuration of General Purpose Port, C/D. */
|
|
u16 port_enable; /* Which port is enabled? GFX(2,3), GPP(4,5,6,7) */
|
|
u8 gfx_dev2_dev3; /* for GFX Core initialization REFCLK_SEL */
|
|
u8 gfx_dual_slot; /* Is it dual graphics slots */
|
|
u8 gfx_lane_reversal; /* Single/Dual slot lan reversal */
|
|
u8 gfx_tmds; /* whether support TMDS? */
|
|
u8 gfx_compliance; /* whether support compliance? */
|
|
u8 gfx_reconfiguration; /* Dynamic Lind Width Control */
|
|
u8 gfx_link_width; /* Desired width of lane 2 */
|
|
u8 gfx_pcie_config; /* GFX PCIE Modes */
|
|
u8 gfx_ddi_config; /* GFX DDI Modes */
|
|
};
|
|
|
|
#endif /* RS780_CHIP_H */
|