Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
switch-coreboot/src
History
Ionela Voinescu fb3ea74f9a pistachio: increase the size of romstage to 36K 
This is necessary for the subsequent changes that will add to the size
of romstage.

BUG=chrome-os-partner:31438
TEST=coreboot builds successfully;tested on Pistachio FPGA
BRANCH=none

Change-Id: I132215bd44708913d878bbd8b6147bef535b52df
Signed-off-by: Stefan Reinauer <reinauer@chromium.org>
Original-Commit-Id: 00f73f9d80a36fc43735f093365564b9d74ed7f7
Original-Change-Id: Ie858416a1c9ab63cfe85eea40a76a093cbd2c79c
Original-Signed-off-by: Ionela Voinescu <ionela.voinescu@imgtec.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/233871
Original-Reviewed-by: David Hendricks <dhendrix@chromium.org>
Original-Commit-Queue: Vadim Bendebury <vbendeb@chromium.org>
Original-Tested-by: Vadim Bendebury <vbendeb@chromium.org>
Reviewed-on: http://review.coreboot.org/9589
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
2015-04-13 12:19:20 +02:00
..
arch arch: armv7: Fix cache sync instructions. 2015-04-13 12:19:11 +02:00
console New mechanism to define SRAM/memory map with automatic bounds checking 2015-04-06 22:05:01 +02:00
cpu vendorcode/amd/agesa/f16kb: Enable support for AM1 socket 2015-04-10 15:29:24 +02:00
device cbfs: correct types used for accessing files 2015-04-01 22:51:10 +02:00
drivers TPM: Reduce buffer size to fix stack overflow 2015-04-10 20:06:23 +02:00
ec samus: Log EC panics to eventlog 2015-04-10 20:32:26 +02:00
include PCI - Add interrupt disable bit definition 2015-04-10 20:10:55 +02:00
lib vboot: Include vb2_api.h, instead of lower-level vboot2 header files 2015-04-10 16:49:15 +02:00
mainboard hp/pavilion_m6_1035dx/cmos.layout: Remove unused options 2015-04-11 21:51:51 +02:00
northbridge northbridge/amd/agesa/familyXY: Make NULL device op explicit 2015-04-09 19:34:22 +02:00
soc pistachio: increase the size of romstage to 36K 2015-04-13 12:19:20 +02:00
southbridge southbridge/intel/fsp_rangeley/ : Spellcheck + Formatting 2015-04-10 17:57:11 +02:00
superio kconfig: drop intermittend forwarder files 2015-04-07 17:40:28 +02:00
vendorcode vboot2: use offset to vboot2 work buffer instead of absolute address 2015-04-13 12:19:16 +02:00
Kconfig cbtables: Add RAM config information 2015-04-10 16:47:44 +02:00