mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
ebc21d125f
Untested, only affected board is iwave/iwRainbowG6. Change-Id: Ie3c40ede85c9f89b54804dd2a411645be93911bf Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/17528 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
60 lines
1.3 KiB
Text
60 lines
1.3 KiB
Text
#
|
|
# This file is part of the coreboot project.
|
|
#
|
|
# Copyright (C) 2007-2010 coresystems GmbH
|
|
#
|
|
# This program is free software; you can redistribute it and/or modify
|
|
# it under the terms of the GNU General Public License as published by
|
|
# the Free Software Foundation; version 2 of the License.
|
|
#
|
|
# This program is distributed in the hope that it will be useful,
|
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
# GNU General Public License for more details.
|
|
#
|
|
|
|
config SOC_INTEL_SCH
|
|
bool
|
|
select MMCONF_SUPPORT
|
|
select LATE_CBMEM_INIT
|
|
select INTEL_GMA_ACPI
|
|
select SOUTHBRIDGE_INTEL_COMMON
|
|
select HAVE_USBDEBUG
|
|
select HAVE_HARD_RESET
|
|
select HAVE_SMI_HANDLER
|
|
|
|
if SOC_INTEL_SCH
|
|
|
|
config BOOTBLOCK_NORTHBRIDGE_INIT
|
|
string
|
|
default "soc/intel/sch/bootblock.c"
|
|
|
|
config VGA_BIOS_ID
|
|
string
|
|
default "8086,8108"
|
|
|
|
config EHCI_BAR
|
|
hex
|
|
default 0xfef00000
|
|
|
|
config HAVE_CMC
|
|
bool "Add a CMC state machine binary"
|
|
help
|
|
Select this option to add a CMC state machine binary to
|
|
the resulting coreboot image.
|
|
|
|
Note: Without this binary coreboot will not work
|
|
|
|
config CMC_FILE
|
|
string "Intel CMC path and filename"
|
|
depends on HAVE_CMC
|
|
default "cmc.bin"
|
|
help
|
|
The path and filename of the file to use as CMC state machine
|
|
binary.
|
|
|
|
config HPET_MIN_TICKS
|
|
hex
|
|
default 0x80
|
|
|
|
endif
|