switch-coreboot/mainboard/kontron/986lcd-m/dts
Stefan Reinauer e1bfbbeefa Rename mainboard directory to its supposed name. (trivial)
Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://coreboot.org/repository/coreboot-v3@1001 f3766cd6-281f-0410-b1cd-43a5c92072e9
2008-11-12 14:11:34 +00:00

191 lines
5.8 KiB
Text

/*
* This file is part of the coreboot project.
*
* Copyright (C) 2008 Ronald G. Minnich <rminnich@gmail.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
/*
chip northbridge/intel/i945
device apic_cluster 0 on
chip cpu/intel/socket_mFCPGA478
device apic 0 on end
end
end
device pci_domain 0 on
device pci 00.0 on end # host bridge
device pci 01.0 off end # i945 PCIe root port
chip drivers/pci/onboard
device pci 02.0 on end # vga controller
register "rom_address" = "0xfff00000"
end
device pci 02.1 on end # display controller
chip southbridge/intel/i82801gx
register "ide_legacy_combined" = "0x1"
register "ide_enable_primary" = "0x1"
register "ide_enable_secondary" = "0x1"
register "sata_ahci" = "0x0"
device pci 1b.0 on end # High Definition Audio
device pci 1c.0 on end # PCIe
device pci 1c.1 on end # PCIe
device pci 1c.2 on end # PCIe
#device pci 1c.3 off end # PCIe port 4
#device pci 1c.4 off end # PCIe port 5
#device pci 1c.5 off end # PCIe port 6
device pci 1d.0 on end # USB UHCI
device pci 1d.1 on end # USB UHCI
device pci 1d.2 on end # USB UHCI
device pci 1d.3 on end # USB UHCI
device pci 1d.7 on end # USB2 EHCI
device pci 1e.0 on end # PCI bridge
#device pci 1e.2 off end # AC'97 Audio
#device pci 1e.3 off end # AC'97 Modem
device pci 1f.0 on # LPC bridge
chip superio/winbond/w83627thg
device pnp 2e.0 off # Floppy
end
device pnp 2e.1 off # Parport
end
device pnp 2e.2 on
io 0x60 = 0x3f8
irq 0x70 = 4
end
device pnp 2e.3 on
io 0x60 = 0x2f8
irq 0x70 = 3
irq 0xf1 = 4 # set IRMODE 0 # XXX not an irq
end
device pnp 2e.5 on # Keyboard+Mouse
io 0x60 = 0x60
io 0x62 = 0x64
irq 0x70 = 1
irq 0x72 = 12
irq 0xf0 = 0x82 # HW accel A20.
end
device pnp 2e.7 on # GPIO1, GAME, MIDI
io 0x62 = 0x330
irq 0x70 = 9
end
device pnp 2e.8 on # GPIO2
# all default
end
device pnp 2e.9 on # GPIO3/4
irq 0x30 = 0x03 # does this work?
irq 0xf0 = 0xfb # set inputs/outputs
irq 0xf1 = 0x66
end
device pnp 2e.a off # ACPI
end
device pnp 2e.b on # HWM
io 0x60 = 0xa00
irq 0x70 = 0
end
end
chip superio/winbond/w83627thg
device pnp 4e.0 off # Floppy
end
device pnp 4e.1 off # Parport
end
device pnp 4e.2 on # COM3
io 0x60 = 0x3e8
irq 0x70 = 11
end
device pnp 4e.3 on # COM4
io 0x60 = 0x2e8
irq 0x70 = 10
end
device pnp 4e.5 off # Keyboard
end
device pnp 4e.7 off # GPIO1, GAME, MIDI
end
device pnp 4e.8 off # GPIO2
end
device pnp 4e.9 off # GPIO3/4
end
device pnp 4e.a off # ACPI
end
device pnp 4e.b off # HWM
end
end
end
#device pci 1f.1 off end # IDE
device pci 1f.2 on end # SATA
device pci 1f.3 on end # SMBus
#device pci 1f.4 off end # Realtek ID Codec
end
end
end
*/
/{
device_operations="dbm690t";
mainboard_vendor = "AMD";
mainboard_name = "Serengeti";
cpus { };
apic@0 {
};
domain@0 {
/config/("northbridge/amd/k8/domain");
pci@1,0{
};
/* guesses; we need a real lspci */
pci0@18,0 {
/config/("northbridge/amd/k8/pci");
/* make sure that the ht device is first, as it controls many other things. */
pci0 {
/config/("southbridge/amd/rs690/ht.dts");
};
pci1{
/config/("southbridge/amd/rs690/gfx.dts");
};
pci2{
/config/("southbridge/amd/rs690/pcie.dts");
};
pci4{
/config/("southbridge/amd/sb600/hda.dts");
};
pci5{
/config/("southbridge/amd/sb600/usb.dts");
};
pci6{
/config/("southbridge/amd/sb600/usb2.dts");
};
};
pci1@18,0 {
/config/("northbridge/amd/k8/pci");
};
pci2@18,0 {
/config/("northbridge/amd/k8/pci");
/* just for illustrating link #2 */
pci@2,0{
};
};
pci@18,1 {};
pci@18,2 {};
pci@18,3 {};
ioport@2e {
/config/("superio/ite/it8712f/dts");
com1enable = "1";
};
};
};