mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
2. add support for same, brought over from v2. Still no luck on 8111 ISA however. What are we missing? The symptom is simple: Device 0:b.0 does not appear in the PCI list, so device with vid/did 1022/7468 is not there, so we can not enable 5 MiB flash addressing. Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Ronald G. Minnich <rminnich@gmail.com> git-svn-id: svn://coreboot.org/repository/coreboot-v3@824 f3766cd6-281f-0410-b1cd-43a5c92072e9 |
||
---|---|---|
.. | ||
amd | ||
intel/i440bxemulation |