mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
c14a99feda
Add a device driver to generate the device and required properties into the SSDT for max98373. TEST=verified SSDT contained relevant params BUG=None Change-Id: Id45f74e52855f4b19276e1d3d673d5448207ef4b Signed-off-by: Sathyanarayana Nujella <sathyanarayana.nujella@intel.com> Signed-off-by: N, Harshapriya <harshapriya.n@intel.com> Reviewed-on: https://review.coreboot.org/22673 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
34 lines
1.1 KiB
C
34 lines
1.1 KiB
C
/*
|
||
* This file is part of the coreboot project.
|
||
*
|
||
* Copyright 2017 Intel Corp.
|
||
*
|
||
* This program is free software; you can redistribute it and/or modify
|
||
* it under the terms of the GNU General Public License as published by
|
||
* the Free Software Foundation; version 2 of the License.
|
||
*
|
||
* This program is distributed in the hope that it will be useful,
|
||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
* GNU General Public License for more details.
|
||
*/
|
||
|
||
/*
|
||
* Maxim MAX98373 audio codec devicetree bindings
|
||
*/
|
||
struct drivers_i2c_max98373_config {
|
||
/* I2C Bus Frequency in Hertz (default 400kHz) */
|
||
uint32_t bus_speed;
|
||
/* Set ‘1’ if I2S channel size is not 32bit. */
|
||
bool interleave_mode;
|
||
/* Identifier for chips */
|
||
uint32_t uid;
|
||
/* Device Description */
|
||
const char *desc;
|
||
/* ACPI Device Name */
|
||
const char *name;
|
||
/* slot number where voltage feedback will be received */
|
||
uint32_t vmon_slot_no;
|
||
/* slot number where current feedback will be received */
|
||
uint32_t imon_slot_no;
|
||
};
|