mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
b5e465522e
When increasing the number of supported CPUs on AMD Family 10h/15h systems there is a relatively high chance of causing a collision between the CAR global variable region and the AP stack space. Such collision was noted when increasing the number of supported CPUs to 32 on the ASUS KGPE-D16. Detect collision at runtime and print a warning if collision is present. Change-Id: Ib5c32f868b1dfffb3b840bb1b1df5f55b5a25f8d Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com> Reviewed-on: http://review.coreboot.org/10401 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) Tested-by: Raptor Engineering Automated Test Stand <noreply@raptorengineeringinc.com>
42 lines
553 B
Text
42 lines
553 B
Text
config CPU_AMD_SOCKET_S1G1
|
|
bool
|
|
|
|
if CPU_AMD_SOCKET_S1G1
|
|
|
|
config SOCKET_SPECIFIC_OPTIONS
|
|
def_bool y
|
|
select K8_REV_F_SUPPORT
|
|
select K8_HT_FREQ_1G_SUPPORT
|
|
select CPU_AMD_MODEL_FXX
|
|
select X86_AMD_FIXED_MTRRS
|
|
|
|
config CPU_SOCKET_TYPE
|
|
hex
|
|
default 0x12
|
|
|
|
#DDR2 and REG, S1G1
|
|
config DIMM_SUPPORT
|
|
hex
|
|
default 0x0204
|
|
|
|
config CPU_ADDR_BITS
|
|
int
|
|
default 40
|
|
|
|
config DCACHE_RAM_BASE
|
|
hex
|
|
default 0xc8000
|
|
|
|
config DCACHE_RAM_SIZE
|
|
hex
|
|
default 0x08000
|
|
|
|
config DCACHE_BSP_STACK_SIZE
|
|
hex
|
|
default 0x2000
|
|
|
|
config DCACHE_AP_STACK_SIZE
|
|
hex
|
|
default 0x400
|
|
|
|
endif
|