mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
ac490b8a6b
Most things still needs to be filled in, but this will allow us to build boards which use this SOC. BUG=chrome-os-partner:29778 TEST=emerge-veyron coreboot Original-Change-Id: If643d620c5fb8951faaf1ccde400a8e9ed7db3bc Original-Signed-off-by: jinkun.hong <jinkun.hong@rock-chips.com> Original-Reviewed-on: https://chromium-review.googlesource.com/205069 Original-Reviewed-by: Julius Werner <jwerner@chromium.org> Original-Reviewed-by: David Hendricks <dhendrix@chromium.org> Original-Commit-Queue: David Hendricks <dhendrix@chromium.org> Original-Tested-by: David Hendricks <dhendrix@chromium.org> (cherry picked from commit 2f72473a8c2b3fe21d77b351338e6209035878fb) Signed-off-by: Marc Jones <marc.jones@se-eng.com> Change-Id: I53fd0ced42f6ef191d7bf80d8b823bb880344239 Reviewed-on: http://review.coreboot.org/8653 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
59 lines
1.3 KiB
Text
59 lines
1.3 KiB
Text
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright 2014 Rockchip Inc.
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
## You should have received a copy of the GNU General Public License
|
|
## along with this program; if not, write to the Free Software
|
|
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
##
|
|
|
|
if BOARD_GOOGLE_VEYRON
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select CHROMEOS
|
|
select EC_GOOGLE_CHROMEEC
|
|
select EC_GOOGLE_CHROMEEC_SPI
|
|
select SOC_ROCKCHIP_RK3288
|
|
select MAINBOARD_DO_NATIVE_VGA_INIT
|
|
select BOARD_ROMSIZE_KB_4096
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default google/veyron
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "Veyron"
|
|
|
|
config MAINBOARD_VENDOR
|
|
string
|
|
default "Google"
|
|
|
|
config EC_GOOGLE_CHROMEEC_SPI_BUS
|
|
hex
|
|
default 1
|
|
|
|
config DRAM_DMA_START
|
|
hex
|
|
default 0x10000000
|
|
|
|
config DRAM_DMA_SIZE
|
|
hex
|
|
default 0x00200000
|
|
|
|
config DRAM_SIZE_MB
|
|
int
|
|
default 2048
|
|
|
|
endif # BOARD_GOOGLE_VEYRON
|