mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
a70093611f
These values were originally hard-coded in the AMD MCT wrapper. Change-Id: I12056d38d5348e70a44c192385e22e715e207792 Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com> Reviewed-on: http://review.coreboot.org/8454 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
12 lines
No EOL
293 B
Text
12 lines
No EOL
293 B
Text
baud_rate = 115200
|
|
debug_level = Alert
|
|
multi_core = Enable
|
|
slow_cpu = off
|
|
max_mem_clock = DDR2-800
|
|
ECC_memory = Enable
|
|
ECC_redirection = Disable
|
|
ecc_scrub_rate = 1.28us
|
|
interleave_chip_selects = Enable
|
|
interleave_nodes = Disable
|
|
interleave_memory_channels = Enable
|
|
power_on_after_fail = Enable |