mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
a4b90bacf4
mainboard-name naming has been postponed because it's not clear what the real name should be. Generated code is identical to the state before the patch. Compile tested. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: svn://coreboot.org/repository/coreboot-v3@694 f3766cd6-281f-0410-b1cd-43a5c92072e9
57 lines
1.8 KiB
Text
57 lines
1.8 KiB
Text
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2007 Ronald G. Minnich <rminnich@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
/{
|
|
mainboard_vendor = "PC Engines";
|
|
mainboard-name = "ALIX.2C3";
|
|
cpus { };
|
|
apic@0 {
|
|
/config/("northbridge/amd/geodelx/apic");
|
|
};
|
|
domain@0 {
|
|
/config/("northbridge/amd/geodelx/domain");
|
|
pci@1,0 {
|
|
/config/("northbridge/amd/geodelx/pci");
|
|
};
|
|
pci@15,0 {
|
|
/config/("southbridge/amd/cs5536/dts");
|
|
/* Interrupt enables for LPC bus.
|
|
* Each bit is an IRQ 0-15. */
|
|
lpc_serirq_enable = "0x0000105A";
|
|
/* LPC IRQ polarity. Each bit is an IRQ 0-15. */
|
|
lpc_serirq_polarity = "0x0000EFA5";
|
|
/* 0:continuous 1:quiet */
|
|
lpc_serirq_mode = "1";
|
|
/* GPIO(0-0x20) for INT D:C:B:A, 0xFF=none.
|
|
* See virtual PIC spec. */
|
|
enable_gpio_int_route = "0x0D0C0700";
|
|
/* COM1 settings */
|
|
com1_enable = "1";
|
|
com1_address = "0x3f8";
|
|
com1_irq = "4";
|
|
/* this board does not really have vga; disable it (pci device 00:01.1) */
|
|
unwanted_vpci = < 80000900 0 >;
|
|
};
|
|
pci@15,2 {
|
|
/config/("southbridge/amd/cs5536/ide");
|
|
enable_ide = "1";
|
|
};
|
|
};
|
|
};
|