mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
a2a906e47a
Change-Id: I9366dded98bf15f6da44ce893dd10698ba09fd55 Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: http://review.coreboot.org/6820 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
51 lines
854 B
Text
51 lines
854 B
Text
if BOARD_INTEL_WTM2
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select CPU_INTEL_SOCKET_RPGA989
|
|
select NORTHBRIDGE_INTEL_HASWELL
|
|
select SOUTHBRIDGE_INTEL_LYNXPOINT
|
|
select INTEL_LYNXPOINT_LP
|
|
select BOARD_ROMSIZE_KB_8192
|
|
select HAVE_ACPI_TABLES
|
|
select HAVE_OPTION_TABLE
|
|
select HAVE_ACPI_RESUME
|
|
select HAVE_SMI_HANDLER
|
|
select MAINBOARD_HAS_CHROMEOS
|
|
select MAINBOARD_HAS_NATIVE_VGA_INIT
|
|
select MONOTONIC_TIMER_MSR
|
|
select INTEL_INT15
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default intel/wtm2
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "WHITETIP MOUNTAIN 2"
|
|
|
|
config MMCONF_BASE_ADDRESS
|
|
hex
|
|
default 0xf0000000
|
|
|
|
config IRQ_SLOT_COUNT
|
|
int
|
|
default 18
|
|
|
|
config MAX_CPUS
|
|
int
|
|
default 16
|
|
|
|
config VGA_BIOS_FILE
|
|
string
|
|
default "pci8086,0166.rom"
|
|
|
|
config HAVE_IFD_BIN
|
|
bool
|
|
default n
|
|
|
|
config HAVE_ME_BIN
|
|
bool
|
|
default n
|
|
|
|
endif # BOARD_INTEL_WTM2
|