mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
31bb218552
Signed-off-by: Segher Boessenkool <segher@kernel.crashing.org> Acked-by: Peter Stuge <peter@stuge.se> Acked-by: Ronald G Minnich <rminnich@gmail.com> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://coreboot.org/repository/LinuxBIOSv3@47 f3766cd6-281f-0410-b1cd-43a5c92072e9
30 lines
1.1 KiB
C
30 lines
1.1 KiB
C
/*
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the Free Software
|
|
Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
|
|
*/
|
|
#ifndef PCI_OPS_H
|
|
#define PCI_OPS_H
|
|
|
|
#include <arch/types.h>
|
|
#include <device/device.h>
|
|
|
|
u8 pci_read_config8(device_t dev, unsigned where);
|
|
u16 pci_read_config16(device_t dev, unsigned where);
|
|
u32 pci_read_config32(device_t dev, unsigned where);
|
|
void pci_write_config8(device_t dev, unsigned where, u8 val);
|
|
void pci_write_config16(device_t dev, unsigned where, u16 val);
|
|
void pci_write_config32(device_t dev, unsigned where, u32 val);
|
|
|
|
#endif /* PCI_OPS_H */
|