mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
85a61b089d
BUG=None BRANCH=None TEST=None Change-Id: I88a0852332d1c5bfd97094f8315fd409b9b5e47f Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/15959 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/366284 Commit-Ready: Furquan Shaikh <furquan@chromium.org> Tested-by: Furquan Shaikh <furquan@chromium.org> Reviewed-by: Furquan Shaikh <furquan@chromium.org>
12 lines
225 B
Text
12 lines
225 B
Text
|
|
config ACPI_SATA_GENERATOR
|
|
bool
|
|
default n
|
|
help
|
|
Use ACPI SATA port generator.
|
|
|
|
config ACPI_INTEL_HARDWARE_SLEEP_VALUES
|
|
def_bool n
|
|
help
|
|
Provide common definitions for Intel hardware PM1_CNT regiser sleep
|
|
values.
|