mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
Phase 1: done Phase 2: early setup ... Phase 2: done Phase 3: Enumerating buses... qemu-x86 enable_dev done dev_phase3_scan: scanning Root Device scan_static_bus for root(Root Device) cpus: Unknown device path type: 0 cpus() enabled i440bxemulation_enable_dev: i440bxemulation_enable_dev: DONE northbridge_intel_i440bxemulation() enabled northbridge_intel_i440bxemulation() scanning... dev_phase3_scan: scanning pci_scan_bus start PCI: pci_scan_bus for bus 00 PCI: scan devfn 0x0 to 0xff PCI: devfn 0x0 PCI: pci_scan_bus pci_scan_get_dev returns dev <NULL> Change dts compiler to emit a new struct member, dtsname, for devices, so we can get actual useful names for things. Several mods and printks added. printk(BIOS_SPEW gives no output for reasons I don't understand. Next in line is bringing back v2 support for pci, but not doing it the way v2 does it. note the cpus() printk above. cpus don't have a valid path yet. We still need to work out the dts syntax for systems with multiple links (opteron) Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://coreboot.org/repository/LinuxBIOSv3@163 f3766cd6-281f-0410-b1cd-43a5c92072e9
48 lines
1.8 KiB
C
48 lines
1.8 KiB
C
/*
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the Free Software
|
|
Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
|
|
*/
|
|
#ifndef LOGLEVEL_H
|
|
#define LOGLEVEL_H
|
|
|
|
/* Safe for inclusion in assembly */
|
|
|
|
#ifndef MAXIMUM_CONSOLE_LOGLEVEL
|
|
#define MAXIMUM_CONSOLE_LOGLEVEL 10
|
|
#endif
|
|
|
|
#ifndef DEFAULT_CONSOLE_LOGLEVEL
|
|
#define DEFAULT_CONSOLE_LOGLEVEL 10 /* anything MORE serious than BIOS_SPEW */
|
|
#endif
|
|
|
|
#ifndef ASM_CONSOLE_LOGLEVEL
|
|
#if (DEFAULT_CONSOLE_LOGLEVEL <= MAXIMUM_CONSOLE_LOGLEVEL)
|
|
#define ASM_CONSOLE_LOGLEVEL DEFAULT_CONSOLE_LOGLEVEL
|
|
#else
|
|
#define ASM_CONSOLE_LOGLEVEL MAXIMUM_CONSOLE_LOGLEVEL
|
|
#endif
|
|
#endif
|
|
|
|
#define BIOS_EMERG 0 /* system is unusable */
|
|
#define BIOS_ALERT 1 /* action must be taken immediately */
|
|
#define BIOS_CRIT 2 /* critical conditions */
|
|
#define BIOS_ERR 3 /* error conditions */
|
|
#define BIOS_WARNING 4 /* warning conditions */
|
|
#define BIOS_NOTICE 5 /* normal but significant condition */
|
|
#define BIOS_INFO 6 /* informational */
|
|
#define BIOS_DEBUG 7 /* debug-level messages */
|
|
#define BIOS_SPEW 8 /* Way too many details */
|
|
|
|
#endif /* LOGLEVEL_H */
|