mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
- GCC gets updated from 5.2.0 to 6.3.0:
gcc-6.3.0_riscv.patch is a diff between 5fcb8c4 and 173684b in
riscv-gcc, and it needs gcc-6.3.0_memmodel.patch.
- Binutils goes from 2.26.1 to 2.28:
There is a build error for MIPS gold so I add patch for it.
- GMP gets a bump from 6.1.0 to 6.1.2
- MPFR is updated from 3.1.4 to 3.1.5
- GDB is upgraded from 6.1.1 to 6.1.2
- IASL is changed from 20160831 to 20161222
- LLVM is changed from 3.8.0 to 3.9.1
BUG=none
BRANCH=none
TEST=none
Change-Id: I0d98cad76ed773ea4c58ce2073d3be7e7887eb05
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id:
|
||
---|---|---|
.. | ||
acpica-unix2-20161222_iasl.patch | ||
binutils-2.28_mips-gold.patch | ||
binutils-2.28_no-bfd-doc.patch | ||
cfe-3.9.1.src_frontend.patch | ||
gcc-6.3.0_elf_biarch.patch | ||
gcc-6.3.0_gnat.patch | ||
gcc-6.3.0_libgcc.patch | ||
gcc-6.3.0_memmodel.patch | ||
gcc-6.3.0_nds32.patch | ||
gcc-6.3.0_riscv.patch | ||
gdb-7.12_amd64.patch | ||
gdb-7.12_no-doc.patch | ||
gdb-7.12_pythonhome.patch |