mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
Instead of hijacking some random memory addresses to relay the GNVS pointer to SMM we can use EBX register during the write to APM_CNT register when the SMI is triggered. Change-Id: I79a89512c40353d72ad058cbf2e6a23a696945da Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: http://review.coreboot.org/1766 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com> |
||
---|---|---|
.. | ||
arch/x86 | ||
boot | ||
console | ||
cpu | ||
devices | ||
drivers | ||
ec | ||
include | ||
lib | ||
mainboard | ||
northbridge | ||
southbridge | ||
superio | ||
vendorcode | ||
Kconfig | ||
Kconfig.deprecated_options |