mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
75064d7247
Plus some small trivial reformatting of comments in stage0_i586.S Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://coreboot.org/repository/LinuxBIOSv3@146 f3766cd6-281f-0410-b1cd-43a5c92072e9
36 lines
669 B
Text
36 lines
669 B
Text
/{
|
|
config="mainboard,emulation,qemu-x86";
|
|
|
|
cpus {
|
|
emulation,qemu-x86@0{
|
|
enabled;
|
|
on_mainboard;
|
|
device_type = "cpu";
|
|
name = "emulation,qemu-x86";
|
|
pcidomain = "0";
|
|
ops="i440bxemulation,pcidomainops";
|
|
/* the I/O stuff */
|
|
northbridge,intel,440bx{
|
|
config="northbridge,intel,i440bxemulation";
|
|
pcipath = "0,0";
|
|
southbridge,intel,piix4{
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
|
|
};
|
|
|
|
%%
|
|
|
|
extern struct device_operations i440bxemulation_pcidomainops;
|
|
|
|
struct mainboard_emulation_qemu_x86_config root = {
|
|
.nothing = 1,
|
|
};
|
|
|
|
|
|
struct northbridge_intel_i440bx_config northbridge_intel_440bx = {
|
|
.ramsize = CONFIG_NORTHBRIDGE_INTEL_I440BXEMULATION_RAMSIZE,
|
|
};
|