mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
implementations. Factor out the 16 bit code with associated protected mode activation. I'm open to moving even more common code out, but this is a well-defined start. This cleanup has been prepared for by r902, r905 and r907. Boot tested on qemu. Build tested on i586, geodelx, k8. The diffstat is most enlightening: amd/stage0.S | 145 --------------------------------------------- geodelx/stage0.S | 145 --------------------------------------------- i586/stage0.S | 145 --------------------------------------------- stage0_common.S | 145 +++++++++++++++++++++++++++++++++++++++++++++ 4 files changed, 148 insertions(+), 432 deletions(-) Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Ronald G. Minnich <rminnich@gmail.com> git-svn-id: svn://coreboot.org/repository/coreboot-v3@908 f3766cd6-281f-0410-b1cd-43a5c92072e9 |
||
---|---|---|
.. | ||
k8 | ||
model_fxx | ||
stage0.S |